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Abstract
This thesis presents the development of a fabrication process for an Alu-
minum single electron transistor, experimental results verifying its func-
tionality, and its integration on the tip of a scanning probe for scanning
probe microscopy.
When an electron passes through a tunnel barrier, it changes the bar-
rier’s capacitance, which in turn builds up a voltage across the barrier.
If the thermal activation energy is smaller than the charging energy, and
the barrier resistance sufficiently suppresses quantum fluctuations, then
this voltage buildup prevents any further electrons from tunneling. In
other words, to be able to observe single electron charging effects in a
tunnel barrier, its capacitance C must so small that the charging energy
e2/2C is larger than the thermal energy kBT and the quantum fluctua-
tions h/τ = h/RC. If those conditions are observed, then tunneling is
blocked, the current is suppressed, the conductance drops, and the device
is in Coulomb blockade.
A single electron transistor is a single electron charging effect based de-
vice, where two tunnel barriers are connected in series, defining a small is-
land between them. This suppresses the quantum-mechanical uncertainty
of the electron location. A gate is capacitively coupling to the island as
third electrode. If the energies allow for observation of single electron
charging effects, and a bias voltage is applied across the two tunnel barri-
ers, then electrons may tunnel through both of them, resulting in a current,
given that the tunnel barriers are not in Coulomb blockade. This is deter-
mined by the voltage applied to the gate electrode. A small change in the
external polarization charge on the gate electrode (by fractions of the ele-
mentary charge) may move the single electron transistor from a conductive
state into Coulomb blockade and vice versa. The current voltage charac-
teristic of a single electron transistor is e-periodic with the gate voltage,
since increasing the gate voltage allows to increase the number of electrons
on the island one by one.
i
Abstract
A process to fabricate single electron transistors was developed from
scratch, employing the double angle Niemeyer-Dolan evaporation tech-
nique. A resist stack of poly(methyl-methacrylate) on top of copolymer
was exposed with an electron beam lithography system. Resistively heated
thermally evaporated Al was controlledly oxidized, followed by a second
Al evaporation step at a different inclination angle. The overlap of the two
evaporation steps defines the tunnel junction area. The device’s function-
ality was successfully tested in a 4He and a 3He-4He dilution cryostat for
normal conductive and superconductive states.
Given that single electron transistor is very sensitive to change in
charge, the scanning of a single electron transistor over a sample allows
to map the change in charge, or charge distribution. The change in gate
electrode polarization is measured by the change in current in the single
electron transistor. In short, the current in the scanning single electron
transistor changes because the capacitive coupling between the gate elec-
trode and charges in the sample changes. Such a tool is intended to be
used for local probe experiments, such as to probe the electric potentials
and fields of device built in a two dimensional electron gas. A self-sensing
and self-actuating quartz tuning fork based atomic force microscope probe
was chosen as a platform for the implementation of the scanning single
electron transistor. A monolithic Si handling chip with a notch where the
proximal U-shaped end of the tuning fork can be lodged, is microfabricated
with anisotropical potassium hydroxide etch. A cantilever extends from
the chip body, and its end slightly exceeds the distal end of the tuning fork,
and narrows down to form a tip shape, where the single electron transistor
is patterned. A scanning single electron transistor probe was fabricated,
and shows the same electrical room temperature behavior as the success-
fully a low temperature tested test structure single electron transistors.
But only experimental verification will be able to show if the fabricated
scanning single electron transistors probes are functional or not.
ii
Contents
Abstract i
Contents iii
List of Figures ix
Keywords xv
1 Introduction 1
1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Scope of thesis . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Scanning probe microscopy 5
2.1 Functional description . . . . . . . . . . . . . . . . . . . . . 5
2.2 Scanning tunneling microscope . . . . . . . . . . . . . . . . 10
2.3 Atomic force microscope . . . . . . . . . . . . . . . . . . . . 11
2.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3 Electron transport 17
3.1 Electric conduction fundamentals . . . . . . . . . . . . . . . 17
3.2 Transport phenomena in electronic systems . . . . . . . . . 20
3.2.1 Quantum tunneling . . . . . . . . . . . . . . . . . . 20
3.2.2 Charging effects . . . . . . . . . . . . . . . . . . . . 21
3.2.3 Coulomb blockade . . . . . . . . . . . . . . . . . . . 21
3.2.4 Temperature and quantum fluctuations . . . . . . . 22
3.3 Electric conduction in a single electron transistor . . . . . . 24
3.4 Single electron transistor . . . . . . . . . . . . . . . . . . . . 25
3.4.1 Junction requirements for single electron effect . . . 25
3.4.2 Single current biased junction . . . . . . . . . . . . . 27
3.4.3 Double current biased junction . . . . . . . . . . . . 30
iii
Contents Contents
3.4.4 Orthodox theory . . . . . . . . . . . . . . . . . . . . 33
3.4.5 Energy calculation . . . . . . . . . . . . . . . . . . . 33
3.4.6 Other tunneling processes . . . . . . . . . . . . . . . 42
3.5 Superconductivity . . . . . . . . . . . . . . . . . . . . . . . 43
3.5.1 Energy scales . . . . . . . . . . . . . . . . . . . . . . 44
3.5.2 Superconductive transport . . . . . . . . . . . . . . . 45
3.5.3 Even-odd number parity effect with superconducting
island . . . . . . . . . . . . . . . . . . . . . . . . . . 53
3.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
4 Single electron transistor fabrication strategies 55
4.1 Metallic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
4.1.1 Dual angle shadow evaporation . . . . . . . . . . . . 55
4.1.2 Local anodic oxidation . . . . . . . . . . . . . . . . . 58
4.1.3 Chemical mechanical polishing of Ti filled trench . . 60
4.1.4 Step junction, step edge cut-off . . . . . . . . . . . . 60
4.2 Semiconductor . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.2.1 Shaped two dimensional electron gas . . . . . . . . . 61
4.2.2 Microfabricated MOSFET and nanowires . . . . . . 61
4.2.3 Modified MOSFET, gate modulation . . . . . . . . . 61
4.2.4 Doping modulation . . . . . . . . . . . . . . . . . . . 62
4.2.5 Geometry based . . . . . . . . . . . . . . . . . . . . 62
4.3 State of the art . . . . . . . . . . . . . . . . . . . . . . . . . 63
4.3.1 State of the art SSET at beginning of thesis . . . . . 63
4.3.2 State of the art SSET today . . . . . . . . . . . . . . 64
4.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
5 Experiments 67
5.1 Microfabrication techniques . . . . . . . . . . . . . . . . . . 67
5.1.1 Lithography . . . . . . . . . . . . . . . . . . . . . . . 67
5.1.2 Photolithography . . . . . . . . . . . . . . . . . . . . 68
5.1.3 Electron beam lithography . . . . . . . . . . . . . . 69
5.1.4 Additive and subtractive steps . . . . . . . . . . . . 71
5.1.5 Pattern transfer summary . . . . . . . . . . . . . . . 72
5.2 Requirements for operation in cryostat . . . . . . . . . . . . 75
5.2.1 Electrons in two dimensional electron gas . . . . . . 75
5.2.2 Lateral resolution . . . . . . . . . . . . . . . . . . . . 76
5.2.3 Probe actuation and sensing . . . . . . . . . . . . . 79
5.2.4 Requirements . . . . . . . . . . . . . . . . . . . . . . 80
5.3 Attempts with novel processes . . . . . . . . . . . . . . . . . 81
5.3.1 Tip effects . . . . . . . . . . . . . . . . . . . . . . . . 81
iv
Contents Contents
5.3.2 Backside trans-illumination . . . . . . . . . . . . . . 82
5.3.3 Single shot shadow evaporation . . . . . . . . . . . . 84
5.3.4 Electron beam induced deposition . . . . . . . . . . 91
5.4 Process development for single electron transistor . . . . . . 91
5.4.1 Constraints of the Niemeyer-Dolan technique . . . . 93
5.4.2 Substrate for chip carrier . . . . . . . . . . . . . . . 93
5.4.3 Electron beam lithography system . . . . . . . . . . 94
5.4.4 Spin-coating . . . . . . . . . . . . . . . . . . . . . . 95
5.4.5 Resist system . . . . . . . . . . . . . . . . . . . . . . 96
5.4.6 Electron trajectories in resist . . . . . . . . . . . . . 97
5.4.7 Exposure tests . . . . . . . . . . . . . . . . . . . . . 99
5.4.8 Standard and non-standard developers . . . . . . . . 104
5.4.9 Layout design . . . . . . . . . . . . . . . . . . . . . . 110
5.4.10 Exposure dose . . . . . . . . . . . . . . . . . . . . . 112
5.4.11 PMMA-copolymer layer thickness change . . . . . . 115
5.4.12 Undercut versus bridge stability . . . . . . . . . . . 115
5.4.13 Low order sacrificial alignment mark . . . . . . . . . 117
5.4.14 Layout design data . . . . . . . . . . . . . . . . . . . 120
5.5 Evaporation . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
5.5.1 Note on barriers and tunnel junctions . . . . . . . . 121
5.5.2 Melting temperature . . . . . . . . . . . . . . . . . . 121
5.5.3 Critical temperature for superconductivity . . . . . . 122
5.5.4 Metal layer formation . . . . . . . . . . . . . . . . . 123
5.5.5 Al native oxide growth kinetics . . . . . . . . . . . . 124
5.5.6 Al oxide tunnel junction formation . . . . . . . . . . 125
5.5.7 Existing evaporator . . . . . . . . . . . . . . . . . . 127
5.5.8 Dedicated evaporator . . . . . . . . . . . . . . . . . 127
5.5.9 Evaporation sources . . . . . . . . . . . . . . . . . . 128
5.5.10 Illustration of the two evaporation steps . . . . . . . 129
5.5.11 Mask clogging . . . . . . . . . . . . . . . . . . . . . 129
5.5.12 Liftoff . . . . . . . . . . . . . . . . . . . . . . . . . . 130
5.6 Scanning probes . . . . . . . . . . . . . . . . . . . . . . . . 131
5.7 Tip functionalization . . . . . . . . . . . . . . . . . . . . . . 132
5.8 Tuning fork based scanning probe microscope . . . . . . . . 133
5.8.1 Tuning forks as frequency standard . . . . . . . . . . 133
5.8.2 Tuning forks as force sensor . . . . . . . . . . . . . . 135
5.8.3 Microfabricated AFM-chip-cantilever with tip . . . . 137
5.9 Scanning probe single electron transistor . . . . . . . . . . . 138
5.9.1 Microfabricated AFM-chip-cantilever with single elec-
tron transistor . . . . . . . . . . . . . . . . . . . . . 139
5.9.2 Metal lines prepatterning with lift off resist . . . . . 140
v
Contents Contents
5.9.3 Single electron transistor patterning on AFM-chip . 141
5.9.4 RIE release . . . . . . . . . . . . . . . . . . . . . . . 141
5.9.5 Tuning fork insertion . . . . . . . . . . . . . . . . . . 142
5.9.6 Antenna effect analogy prevention . . . . . . . . . . 148
5.9.7 Considerations on electrostatic discharge . . . . . . . 149
5.10 Cryostat measurements . . . . . . . . . . . . . . . . . . . . 149
5.11 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
6 Results and discussion 151
6.1 First sample, chip mounted . . . . . . . . . . . . . . . . . . 151
6.2 First measured single charging signature . . . . . . . . . . . 153
6.3 Second sample, chip mounted . . . . . . . . . . . . . . . . . 161
6.4 Results at 400mK, normal conductor . . . . . . . . . . . . . 166
6.5 Results at 440mK, superconductive . . . . . . . . . . . . . . 170
6.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
7 Conclusion and outlook 179
Acknowledgments 181
A Process recipies 185
B Student course 189
B.1 Preparation . . . . . . . . . . . . . . . . . . . . . . . . . . . 189
B.1.1 Goals . . . . . . . . . . . . . . . . . . . . . . . . . . 189
B.1.2 Documentation for students . . . . . . . . . . . . . . 190
B.1.3 Samples for the experiments . . . . . . . . . . . . . . 190
B.1.4 Software . . . . . . . . . . . . . . . . . . . . . . . . . 191
B.2 Experiments . . . . . . . . . . . . . . . . . . . . . . . . . . . 192
B.2.1 Monte Carlo simulations . . . . . . . . . . . . . . . . 192
B.2.2 Clearance dose determination . . . . . . . . . . . . . 195
B.2.3 Experiment point spread function . . . . . . . . . . 196
B.2.4 Experiment proximity effect . . . . . . . . . . . . . . 197
B.3 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
B.3.1 Data gathering . . . . . . . . . . . . . . . . . . . . . 198
B.3.2 Data fitting . . . . . . . . . . . . . . . . . . . . . . . 200
B.3.3 Proximity corrected design . . . . . . . . . . . . . . 204
B.4 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . 206
Acronyms 207
Bibliography 211
vi
Contents Contents
Publications 239
Biography 241
Colophon 243
vii
Contents Contents
viii
List of Figures
2.1 Moving magnet cartridge . . . . . . . . . . . . . . . . . . . 7
2.2 SPM readout principle . . . . . . . . . . . . . . . . . . . . . 8
2.3 STM readout principle . . . . . . . . . . . . . . . . . . . . . 10
2.4 AFM readout principle . . . . . . . . . . . . . . . . . . . . . 12
2.5 Force–distance curve of probe-sample interaction . . . . . . 13
3.1 Particle encounters a tunnel barrier . . . . . . . . . . . . . . 20
3.2 Tunnel junction before and after a single-electron tunneling 22
3.3 Energy vs gate charge – origin of Coulomb blockade . . . . 23
3.4 Biased junction cycles . . . . . . . . . . . . . . . . . . . . . 27
3.5 Quantum metrology triangle . . . . . . . . . . . . . . . . . . 28
3.6 Two junctions in series, defining between them an island . . 30
3.7 Schematic single electron transistor . . . . . . . . . . . . . . 31
3.8 Single electron transistor equivalent scheme . . . . . . . . . 31
3.9 Energy diagrams of SET in and out of Coulomb blockade . 32
3.10 Stability plot, Coulomb diamonds . . . . . . . . . . . . . . . 39
3.11 Selected processes in the stability plot . . . . . . . . . . . . 41
3.12 Ids − Vb characteristic for a symmetrical SET . . . . . . . . 42
3.13 Density of state diagram, Cooper pair and quasiparticle . . 45
3.14 Tunnel junction I-eV plot, density of state for NIN, NIS, SIS 46
3.15 Stability diagram superconductive SSET Coulomb blockade 47
3.16 SISIS 4∆ single electron tunneling density of states . . . . . 49
3.17 SISIS 4∆ + 2EC − ε single electron tunneling density of states 50
3.18 SISIS zero bias Cooper pairs, singularity matching, dos . . . 52
4.1 Original Niemeyer technique . . . . . . . . . . . . . . . . . . 56
4.2 Inclined evaporation yields narrower structures than mask . 57
4.3 Niemeyer-Dolan technique . . . . . . . . . . . . . . . . . . . 58
4.4 Result of the steps evaporation, oxidation, evaporation . . . 59
ix
List of Figures List of Figures
4.5 Yoo et al ’s SET on tapered fiber, three angle evaporation . 64
5.1 Additive and subtractive pattern transfers . . . . . . . . . . 73
5.2 Common pattern transfer techniques . . . . . . . . . . . . . 74
5.3 Schema for potential induced by two point charges . . . . . 76
5.4 Potential of two point charges, height=0nm . . . . . . . . . 77
5.5 Potential of two point charges, height=50nm,100nm . . . . 78
5.6 Summary for potential of two point charges . . . . . . . . . 79
5.7 Evaporation shadow cast by pyramid . . . . . . . . . . . . . 82
5.8 Shadow on pyramid technique . . . . . . . . . . . . . . . . . 83
5.9 Exposed negative photoresist vanes on pyramids . . . . . . 84
5.10 Oblique evaporation principle . . . . . . . . . . . . . . . . . 84
5.11 Anisotropic etch defined tetrahedron . . . . . . . . . . . . . 85
5.12 Spacer layer to avoid tip-wall contact . . . . . . . . . . . . . 85
5.13 Tip protected through shadow mask during evaporation . . 86
5.14 Front and back view of shadow evaporation . . . . . . . . . 86
5.15 Process, steps a) through e) . . . . . . . . . . . . . . . . . . 87
5.16 Time critical RIE step . . . . . . . . . . . . . . . . . . . . . 88
5.17 Process, steps f) through h) . . . . . . . . . . . . . . . . . . 89
5.18 Postevaporation, view angle left from the evaporation source. 90
5.19 Postevaporation, side view perpendicular to evaporation. . . 90
5.20 Electron beam induced contamination spots . . . . . . . . . 92
5.21 Chip carrier with SET at center . . . . . . . . . . . . . . . . 94
5.22 Spin curve for copolymer . . . . . . . . . . . . . . . . . . . 97
5.23 Resist thickness variation on sample . . . . . . . . . . . . . 98
5.24 Monte Carlo simulations for thick and thin resist stacks . . 99
5.25 Monte Carlo electron trajectories simulation close (1-9kV). 100
5.26 Monte Carlo electron trajectories simulation far (1-16kV) . 101
5.27 Monte Carlo electron trajectories simulation, far (17-30kV) 102
5.28 Single pixel lines with decreasing exposure dose . . . . . . . 103
5.29 Single pixel line profiles, 1000µC/cm, varied developers . . 106
5.30 Single pixel line profiles, 2000µC/cm, varied developers . . 107
5.31 Single pixel line profiles, 3000µC/cm, varied developers . . 108
5.32 Undercut profile function of dose and developer . . . . . . . 109
5.33 Double angle mask fabrication sequence and mask proposals 111
5.34 Dose grid exposure on a 50µm×50µm write field . . . . . . 113
5.35 Typical matrix exposure (source-drain spacing vs gate offset)114
5.36 Resist sandwich PMMA 200nm, copolymer 400nm . . . . . 115
5.37 Resist sandwich PMMA 100nm, copolymer 200nm . . . . . 116
5.38 Undercut after one metal evaporation step . . . . . . . . . . 116
5.39 Double angle mask, source drain spacing variations . . . . . 117
x
List of Figures List of Figures
5.40 Low order sacrificial structure to avoid feature loss . . . . . 119
5.41 Layout and SEM picture of Pt connectors . . . . . . . . . . 120
5.42 Layout and SEM picture of single electron transistor (SET) 120
5.43 Al film quality before and after liftoff . . . . . . . . . . . . . 127
5.44 Double angle evaporation with schematic overlaid insets . . 129
5.45 Line width narrowing due to mask clogging . . . . . . . . . 130
5.46 AFM chip dimensions . . . . . . . . . . . . . . . . . . . . . 131
5.47 Wireframe model of a tuning fork . . . . . . . . . . . . . . . 134
5.48 FEM analysis of prong, cantilever and tip movement . . . . 136
5.49 TF to AFM-chip assembly process . . . . . . . . . . . . . . 137
5.50 AFM-cantilever-probe chips, TF top inserted . . . . . . . . 138
5.51 AFM-cantilever-probe chips, TF bottom inserted . . . . . . 138
5.52 Layout mask for the KOH etch step . . . . . . . . . . . . . 140
5.53 LOR process . . . . . . . . . . . . . . . . . . . . . . . . . . 141
5.54 AFM chip after RIE for release perforations . . . . . . . . . 142
5.55 Tuning fork with connector sharkfins . . . . . . . . . . . . . 144
5.56 Backside after reactive ion etching (RIE) release . . . . . . 145
5.57 Tip area of the SSET and the distal end of the cantilever . 145
5.58 Broken out flaps preparing for the gluing of TF . . . . . . . 146
5.59 AFM-chip-cantilever-SET released by dropping . . . . . . . 146
5.60 SSET after final assembly, bottom side view . . . . . . . . . 147
5.61 SSET after final assembly, top side view . . . . . . . . . . . 147
5.62 ESD damage on samples . . . . . . . . . . . . . . . . . . . . 150
6.1 SEM picture of first functional SET structure . . . . . . . . 153
6.2 First Id-Vsd measurement indicating Coulomb blockade . . 154
6.3 Gate leakage Ig-Vg. . . . . . . . . . . . . . . . . . . . . . . . 155
6.4 Coulomb oscillations first sample, differential conductance . 156
6.5 Differential conductance peak and valley . . . . . . . . . . . 157
6.6 Coulomb diamonds 2D — dIsd/dVsd − Vsd − Vg . . . . . . . 158
6.7 Coulomb diamonds 3D — dIsd/dVsd − Vsd − Vg . . . . . . . 159
6.8 Temperature dependence — dIsd/dVg vs Vg . . . . . . . . . 160
6.9 SEM picture of second SET candidate structure . . . . . . . 161
6.10 Coulomb oscillations T dependence — 3.27K, 3.07K, 2.52K 163
6.11 Coulomb oscillations T dependence — 2.41K, 2.29K, all . . 164
6.12 Coulomb diamonds 2nd sample 2D — dIsd/dVsd − Vsd − Vg 165
6.13 Coulomb diamonds 2nd sample 3D — dIsd/dVsd − Vsd − Vg 165
6.14 Coulomb diamonds, 404mK, normal conductor . . . . . . . 167
6.15 Coulomb blockade peak vs valley dIsd/dVsd − Vsd . . . . . . 168
6.16 Coulomb diamonds 3D, 402mK, 0.5T, dIsd/dVsd − Vsd − Vg 169
6.17 Coulomb diamonds 440mK — dIsd/dVsd − Vsd − Vg . . . . 170
xi
List of Figures List of Figures
6.18 Coulomb diamonds 440mK data, lin, log, log clipped . . . . 172
6.19 Coulomb diamonds 440mK 2D lin . . . . . . . . . . . . . . 173
6.20 Coulomb diamonds 440mK 2D log . . . . . . . . . . . . . . 174
6.21 Coulomb diamonds 440mK 2D log clip . . . . . . . . . . . . 175
6.22 Coulomb diamonds 402mK 3D log B=0.5T . . . . . . . . . 176
B.1 2keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
B.2 4keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
B.3 6keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
B.4 8keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
B.5 10keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
B.6 15keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193
B.7 20keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194
B.8 25keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194
B.9 30keV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 194
B.10 Silicon substrate, 100nm PMMA. 10keV . . . . . . . . . . . 194
B.11 Silicon substrate, 50nm Ti, 100nm PMMA. 10keV . . . . . 194
B.12 Silicon substrate, 50nm Au, 100nm PMMA. 10keV . . . . . 194
B.13 Optical microscope image of exposed resist . . . . . . . . . 198
B.14 Profilometer trace of exposed resist. . . . . . . . . . . . . . 198
B.15 Bare Si . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
B.16 Ti on Si . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
B.17 Au on Si . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
B.18 Clearing dose . . . . . . . . . . . . . . . . . . . . . . . . . . 199
B.19 Resist sensitivity . . . . . . . . . . . . . . . . . . . . . . . . 200
B.20 Resist contrast . . . . . . . . . . . . . . . . . . . . . . . . . 200
B.21 Si fit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201
B.22 Ti fit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202
B.23 Au fit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202
B.24 Au fit 2nd . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203
B.25 Layout data corrected for proximity effect. . . . . . . . . . . 204
B.26 Si 40µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.27 Ti 40µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.28 Au 40µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.29 Si 50µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.30 Ti 50µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.31 Au 50µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.32 Si 60µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.33 Ti 60µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.34 Au 60µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.35 Si 70µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
xii
List of Figures List of Figures
B.36 Ti 70µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.37 Au 70µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 205
B.38 Si 80µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 206
B.39 Ti 80µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 206
B.40 Au 80µC/cm2 . . . . . . . . . . . . . . . . . . . . . . . . . . 206
xiii
List of Figures List of Figures
xiv
Keywords
Aluminum single electron transistor scanning probe, single electron tran-
sistor (SET), scanning SET, tunnel junction, charging energy, Coulomb
blockade, Coulomb oscillations, Coulomb diamond, single electron trans-
port experiments, mesoscopic physics experiments, superconducting SET,
SISIS structure, noncontact atomic force microscope (NC-AFM), low tem-
perature AFM, scanning probe microscope (SPM), low temperature SPM,
self-actuating self-sensing tuning fork probe, microfabrication, nanofabri-
cation, electron beam lithography, PMMA, copolymer, Niemeyer-Dolan
technique, suspended bridge dual angle shadow evaporation.
Mots cle´s
transistor a` e´lectron unique en Aluminium pour sonde a` balayage, transis-
tor mono-e´lectron (SET), SET a` balayage, jonction a` effet tunnel, e´nergie
de chargement, blocage de Coulomb, oscillations de Coulomb, diamants
de Coulomb, expe´riences de transport a` e´lectron unique, expe´riences de
physique me´soscopique, SET supraconducteur, structure SISIS, micro-
scope a` force atomique sans contact (NC-AFM), AFM a` basses tempe´ratures,
microscope a` sonde a` balayage, SPM a` basse tempe´ratures, sonde auto-
actionne´e et auto-captante a` base de diapason, microfabrication, nanofab-
rication, lithographie par faisceau d’e´lectrons, PMMA, copolymer, tech-
nique de Niemeyer-Dolan, e´vaporation masque´e sous deux angles a` travers
de ponts suspendus.
xv
xvi
Chapter 1
Introduction
1.1 Motivation
The field of mesoscopic physics1 is bridging classical physics and quantum
mechanics. Often theoretical physics predicted a fundamental effect, but it
could only be verified by experiments in a mesoscopic systems only years
later, simply because the fabrication and operation of such systems can
be very demanding, and sometimes the tools and technologies had to be
first invented. Electron beam lithography and scanning probe microscopy
have made it possible to routinely fabricate devices in dimensions where
charging effects can be observed experimentally, in structures that can be
obtained with thin film processes.
One way to observe quantum effects is to perform electron transport
experiments in low dimensional systems, such as semiconductor nanostruc-
tures kept at low temperatures to avoid thermal activation of the carriers.
The design of the structures decides on what effects can be observed and
1The word mesoscopic, from Greek µισoς (misos) ”middle, intermediate” and
σκopiειν (skopein) ”to see”, is used to describe a certain length scale. There is no clear
definition for it, but was intended to claim a space in the middle between macroscopic
and microscopic (atomistic) scales. This convention collides with the one inspired by
SI prefixes, i.e. microscopic and nanoscopic. Where both of them agree is that this
interesting field is located at length scales where quantum phenomena start to play a
dominant role in electrical transport, but the physical phenomenon can be still described
without discussing or analyzing the behavior of each individual electron, hole, atom or
molecule involved. Some properties of a material have only a meaning when averaged
over a certain amount of above individual participants, and are temperature, density,
etc. . The mescoscopic scale aims to remain in the continuity by averaging over many
neighboring atoms, without foraging into the discreteness of the description of a single
atom. The term mesoscopic physics is being supplanted by the term nanoelectronics.
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on what information can be gained. That information is obtained mostly
through the structure’s terminals, or through monitoring structures which
are patterned so close to the investigated structure that they couple to-
gether, such as a side by side quantum point contact (QPC) monitoring
a quantum dot[1], or an SET sitting on top of the Hall probe channel
it monitors[2]. The location of such a monitoring detector is crucial and
cannot be changed after fabrication.
An atomic force microscope (AFM) with an adequate conductive probe
already can supply additional information about what locally happens else-
where on the sample, such as in conduction channels, or along the channel’s
edges, where it can temporarily and locally pinch electrostatically or inter-
rupt a channel or connect two channels together. Spin based electronics
(spintronics) use the electron spin instead of its charge to store informa-
tion. Recent reviews, such as ref. [3, 4] give an overview on this dynamic
field. The study of charges in quantum dots can give information that helps
to deduce on spin states, therefore there is a great interest and need for
techniques to probe for and to manipulate spins. The local measurement
of potentials, charges and magnetic fields can help to probe for spins.
A scanning probe microscope (SPM) gives information about the sur-
face of a sample, commonly about its topography, but also about other
properties as conductivity, doping, elasticity, temperature, etc. . While
probing, the interaction happens locally between probe tip and sample
surface, and is characterized by attractive and repulsive by force, by me-
chanical deformation, or by chemical reaction. An important exception is
the long range force electromagnetism, which allows to probe below the
surface. To observe charges below the surface, such as they occur in a
buried two dimensional electron gas (2DEG), the electromagnetic fields
stemming from localized charge carriers at and below the surface may
be observed from above the surface. But the detector for such a minute
potentials must be very sensitive.
A detector predisposed to measure electrostatic voltage (potential) dif-
ference, or electrical charge, would be an electrometer, which in the mea-
surement instruments field is nothing more than a DC voltmeter[5] with a
very high input impedance2.
A single electron transistor is a Coulomb-blockade electrometer, which
means that it does not measure directly the potential with a high input
impedance, but rather the polarization charge change on its gate capacitor,
2In 2006, a commercial electrometer[6] compares to a voltmeter[7] in input
impedance (200TΩ vs 10GΩ), burden voltage (<20µV vs <1mV), all with an input
bias current of <3fA with 0.75fA p-p (peak-to-peak) noise. An electrometer attempts
to put the least load possible on the circuit under test.
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which moves the SET in and out of Coulomb-blockade.
A detector combining the high sensitivity of an SET with the ability
of an AFM to scan over the sample would allow to chose exactly the point
where the local observation for potentials and charges is done.
The goal of this thesis is to equip a tuning fork based scanning probe
with special tips that feature an SET.
1.2 Scope of thesis
The scope of this thesis is the development of an Aluminum scanning sin-
gle electron transistor to be used for charge detection in low temperature
physics. The SET is integrated on the probe tip of a non-contact scanning
probe microscope (NC-SPM). The NC-SPM provides positioning of the
probe with regards to the sample topography, while the SET provides in-
formation about charge presence or charge change in the nearby substrate.
The development is done in two steps:
• Design, fabrication and testing of a process producing an SET.
• Integration of that SET on a AFM.
It is a convergence of an interesting physical effect (Coulomb blockade)
piggy-backed onto a high-resolution type tool (atomic force microscopy),
using miniaturisation technology (micro- and nanofabrication), to be used
in a cutting edge physical research area (very low temperature physics,
spin and transport observations).
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Chapter 2
Scanning probe
microscopy
2.1 Functional description
Microscopes allow to see what can’t be seen by the naked eye1,2. Optical
and electron microscopes collect photons and electrons, respectively, that
have interacted with the sample under observation to construct an image
of the sample, either in an image plane or in a data file, respectively. In
contrast to that, a scanning probe microscope (SPM)3 directly interacts
with the sample to construct an image, and therefore is not bound by
diffraction, reflection, and refraction, that photons and electrons are sub-
jected to. If you touch something with you fingers, you only can sense
structures down to a size which are comparable to the spacing of the pres-
sure (or cold, heat, pain) receptors that are embedded in your dermis (or
epidermis). In addition to that, you leave a sweaty, oily fingerprint. The
same applies to SPM: the sharpness of the tip defines the resolution, and
1From the Greek words µικρo´ς (micros) ”small” and σκopiει´ν (skopein) ”to look at,
to view”, simply meaning ”view the small”.
2Adding explanations of Greek or Latin word origins neither make this chapter
look any smarter, nor has the author ever learnt Greek, but are given as a courte-
ous equivalent to explaining an acronym (From Greek α´κρωνυ´µιν from α´κρoς (akros)
”topmost,apex; extreme,border” and o´νoµα (onoma) ”the name” ), when first using it.
Jargon laden discussions or writings often use three letter acronyms (TLAs) without
properly introducing them, leading to a feeling of isolation for non-initiated listeners,
bystanders and readers.
3The acronym SPM is commonly used for both the tool scanning probe microscope
and the technique scanning probe microscopy.
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each tip-sample contact alters either tip or sample, most of the time both.
These are the limiting factors for SPM.
Any new subject matter is best introduced by establishing parallels and
analogies to existing and known ones. Here this will be done by means of
the turntable using phonograph or gramophone records, which throughout
its history has acquired an impressive level of technical complexity. It
remains to date the most popular analog sound storage medium. It’s
review is interesting for a general overview of scanning techniques.
The invention of the phonograph using record cylinders in 1877 was
followed by the introduction of competing and ultimatively dominant flat
discs in 1887. The introduction in 1982 of the digital compact disc (CD)
format[8] overtook market-wise the long play (LP) disc in 1988. The CD
standard has been extended to accommodate not just music, but any form
of digital data, up to 740 MB, only to be supplanted itself by the digital
versatile disc (DVD) standard containing up to 4.7 GB, which in turn
will be overtaken by – pending format wars – either HD-DVD or Blu-
Ray disc (BD). Gramophone records are nowadays driven out into a small
niche market, only used by audiophiles and disc jockeys (DJs), the latter
add their performance to the music by speeding it up or slowing it down
(scratching), by fast for- or backwarding through the music (back-cueing),
fundamentally by interfering with its standard play mode. A standard
play mode, or standard music scanning mechanism is described in the
following. A vinyl disc contains on either side a concentric spiral groove,
which starts at the disc’s outer edge and ends at its inner. Some discs
have two concentric spiral grooves, but this is more a technical prowess
than useful feature, its prime effect being the rendering difficult of decisive
(success at first attempt) access to either of the two intertwined grooves.
Each side of the V-shaped groove has either of left or right sound channels
topographically encoded into it. A direct-drive turntable rotates an LP
disc at 33 13 revolutions per minute, which is the reason why a radial scratch
across a couple of grooves, a frequent damage, is heard every 1.80 seconds.
When the disc spins and a stylus is held into the groove, with a contact
force of typically 10-20 mN (corresponding to an apparent weight of the
stylus of 1-2 g), the cantilever holding the stylus moves according to the
topography that is ”read”.
For a center mounted cantilever, there is on one side the stylus, on the
other a magnet (moving magnet type) or a coil (moving coil type), and in
the close vicinity a pair of matching fixed coils or fixed magnets, respec-
tively. This is the core of the mechanism, sometimes the stylus movement
is mechanically amplified by a longer cantilever on the magnet/coil side.
The relative movements of moving magnet to fixed coils, or moving coils
6
2.1 Functional description Chapter 2. Scanning probe microscopy
Figure 2.1: Turntable pickup, moving magnet type cartridge, a) side and b)
front view. The two at 90◦ mounted coils convert (”pick up”) two channels
of topographic information in the disc groove back to electrical signals, one
coil the left flank of the groove, the other the right, yielding two channel,
i.e. stereo sound.
fixed magnets, induce voltage in the coils (fixed or moving) by electro-
magnetic induction. These voltages are (two coils) ”read” and amplified
as audio signals. The stylus, cantilever, magnet-coil assembly is called
cartridge, cf. fig. 2.1, and is vertically held in position in the groove by a
counterweighted tonearm, which can apply a certain range of pressures be-
tween stylus and disc groove, while the horizontal placement is given by the
groove itself. Following parts of the system can by identified: turntable,
disc, tonearm, stylus, cartridge, or in a general manner:
• A probe (stylus) and sample (disc).
• A scanning mechanism that provides for positioning and motion be-
tween sample and probe (turning table with grooved disc and tone-
arm).
• A control mechanism for the probe-sample distance (counterweighted
tonearm).
• A data acquisition system (cartridge, amplifier, hifi).
The interactions between those parts follow in rough lines the connec-
tions outlined graphically in fig. 2.2. There is no image display part to
the gramophone system, because it designed to give us not images of
the groove’s topography, but to listen to stereo sound corresponding the
groove’s topography. Every analogy has its breaking point. Having es-
tablished those basics through a known example, the SPM per se is now
approached. It is not without an sense of irony that one notes that in
the year that the CD is introduced into the market, (bound to overtake
7
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Figure 2.2: SPM readout principle. The schematic interaction and func-
tions can be identified in any such setup.
the LP within six years, which effectively means that the method of a
stylus picking up an analog signal is being replaced by a laser beam pick-
ing up a digital signal) the first publications for STM happen, de facto
reintroducing and rebirthing the stylus concept, although not into audio
reproduction, but this time into microscopy.
A scanning process is the positioning of the probe at predefined posi-
tions, such as the intersection points of a predefined grid, and the record-
ing of the probe reading at these points. Since the probe data yielded
is just data, as opposed of an intensity map such as in optical/electron
microscopy, it can be used in many ways to give intuitive understanding
of the reading in question, e.g. the height signal of a scan may be plotted
in a three dimensional x-y-z graph, giving a wire-frame model with some
depth perception of the sample observed, or the temperature reading of a
scan may be plotted in an x-y graph, coloring each data point according
to a color spectrum ranging from blue (cold) over yellow (warm) to red
(hot). It is an art to find the most intuitive way to present the yielded
data.
The positioning of the probe is the crucial part of an SPM, and requires
above mentioned four basic functionalities:
The scanning mechanism that provides positioning and mo-
tion between sample and probe, is obtained through piezoelectric 4
actuators. The (crystalline or ceramic) structure of a piezoelectric material
generates a voltage proportional to the mechanical stress applied (direct
piezoelectric effect) and due to an electric field applied to a piezoelectric
material, the structure is deformed proportionally to the voltage applied
4From Greek piιεζιν (piezein) ”to squeeze, to press”.
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(converse piezoelectric effect). The deformation is at the crystalline level
and therefore applying adequately small voltage increments theoretically
allow to generate sub-atomic deformation increments. This can be used
for high resolution actuation. SPM vendors calibrate each piezoelectric ac-
tuator and compensate for nonlinearities allowing to achieve sub-nm range
resolution. Piezoelectric actuators are used for x, y and z actuation.
Conceptually, most microscopes share the convention that the surface
being probed defines the xy-plane, while the normal vector to it, the dis-
tance probe-sample, is the z-direction. The positioning and movement can
been obtained in many ways, i.e. fix the probe and xy-scan and z-control
the sample, z-control the probe and xy-scan the sample, etc. . The micro-
scope manufacturer or builder takes the decision on the scanner’s layout,
based on how much of the mutually interfering scanning movement effects
are controllable and compensatable, by hardware design of software, i.e.
when an combined xy-scanning tube does a scanning step, the voltage
change to the x and y actuator cause the tube to tilt, but at the same
time it also causes a minute z-distance change, which will be compensated
by the z-distance feedback actuator, which will result in a bulge and de-
formation in the data due to the SPM design. The data may also only be
compensated later on in data to image conversion.
The control mechanism for the probe-sample distance, is gener-
ally implemented with an electronic feedback circuit, which keeps a mea-
sured signal constant. Electronic feedback loop circuits have a maximum
bandwidth, and are one of the bottlenecks limiting SPM image acquisition
speed. For a constant height mode scan, the feedback needs to be signifi-
cantly faster than the time spent at each point of the scanning grid. This is
often achieved with third party vendor’s dedicated solutions[9, 10, 11, 12].
The probe and sample, and the data acquisition system, are
very specific to the task the microscopy has to perform. As an example
for the intertwinedness of those functionalities a classical readout example
is given. A laser beam (cf. fig. 2.4) is reflected off the cantilever holding
at its end a probe, onto a two segment photodetector. The signal is con-
stituted of the difference of the signals collected by the photodetector. If
the probe on the cantilever encounters a hill on the sample, it is moved
up, the cantilever deflects more, and the beam reflected off the cantilever
changes position on the detector, diminishing one segment’s output while
increasing the other’s, thereby changing the difference signal, which causes
the feedback loop to diminish the z-direction actuators extension, until the
reflected cantilever causes the same difference signal as before the hill was
met. Different detection mechanisms require different feedback loops and
different acquisitions systems.
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Figure 2.3: STM readout principle. An voltage applied between probe and
sample makes a current flow, which is measured. This information allows
the scanner and feedback controller to regulate the probe-sample distance
according to the scanning mode chosen, all while scanning the sample. The
current, and xyz control signals are used in the data acquisition and image
display to fabricate an image of the surface.
Nowadays SPMs use a virtually unchanged tip-sample positioning sys-
tem, but there exists a teeming field of application specific probes, ap-
plication specific control mechanisms for the probe-sample distance, and
application specific data acquisition system.
A rough historical overview follows.
2.2 Scanning tunneling microscope
Work on the scanning tunneling microscope (STM)5 started in the late
1970s at IBM Rueschlikon, Switzerland. The idea was to scan a surface,
similar to a stylus profilometer, but instead of scanning a tip in mechan-
ical contact over a surface, to maintain a small gap of a few angstroms
between tip and sample and control it by the tunnel current flowing between
them.[13] First public traces appeared in a patent disclosure on STM in
1979. The first exponential dependence of tunnel current on tip-sample
separation was observed in 1981, followed by public presentations and
publications[14, 15], and eventually in a quarter of the 1986 Nobel Prize
of Physics for both Gerd Binnig and Heinrich Rohner[13]. The tunnel cur-
rent depends exponentially on the tip-sample distance, which is used for
the z-feedback. A rough sketch is in fig. 2.3. Two scanning strategies are
common, constant current mode, where the feedback loop keeps the tip-
5The acronym STM is commonly used for both the tool scanning tunneling
microscope and the technique scanning tunnel microscopy.
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sample tunnel current, and hence the distance, constant, and the constant
height mode, where the feedback was beforehandedly used to calibrate the
current against the z distance range, and the current recorded allows to
deduce the z-distance during the scan.
The tip form determines directly the resolution that the scan has, and
early experiments gave immediately impressive results, such as the 7×7 re-
construction of the Si(111) surface[16]. Reading of comprehensive topical
reviews[17, 18] is recommended. There are many recent STM develop-
ments which shall remain untold at this place.
2.3 Atomic force microscope
A STM bases its distance feedback on a tunnel current, which limits its
application to conducting samples. While performing STM, forces between
the tip and sample were observed, which lead to the development of the
atomic force microscope (AFM)6 by the same team[19] as for the STM. Its
first realization was an extension or enhancement of an STM. Between a
conducting tip and an insulating sample, a diamond tip mounted on a lever
was inserted. Once the diamond tip is in close range of the surface and
is subjected to attractive or repulsive forces, the STM tip is positioned
on the conductive backside of the lever. When the scanning diminishes
the tip-sample distance, also the force on the lever changes, and with it
its deflection, which results in a change of the tunneling current of the
STM on the backside, which is used as a signal for z-direction feedback
of the scanning of the sample. Although nowadays AFMs use different
and/or simpler force readout mechanisms, such the laser beam reflected off
cantilever system shown in fig. 2.4, the underlying tip-sample interactions
remain identical. The forces are:
• Van der Waals (attractive) - dipolar atom interaction.
• Chemical or Pauli exclusion principle (repulsive) - valence bands at
smaller than interatomic distances.
• Capillary forces (attractive) - adsorbed water film, surface tension.
• Electrostatic (attractive) - Coulomb forces on voltage difference (may
be repulsive if both tip and sample are non-conductive).
• Magnetic - magnetic interaction (requires magnetic probe).
6The acronym AFM is commonly used for both the tool atomic force microscope
and the technique atomic force microscopy.
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Figure 2.4: AFM readout principle of contact mode. A laser beam is
directed to the back of a cantilever near to where the probe is. When the
topography changes, the cantilever bending changes, and the reflected laser
beam changes the ratio of the two segment photodetector that it illuminates.
The difference signal changes and is used by the feedback controller to control
the tip-sample distance or pressure, through the bending of the cantilever.
Difference signal, and scan xyz signals are used to form an image of the
scanned surface.
• Dissipative - friction in contact mode, damping in air, any gas or
liquid.
An in depth review of the field[20] is best consumed with moderation. All
forces act simultaneously and for special cases can be quite complex, but
for a simple ”everyday” topographic scan just involving Van der Waals,
chemical, and capillary forces, the characteristic force-distance curve is
schematically given in fig. 2.5. It describes the resulting force between tip
and sample is changing when approaching the tip approaches the surface
from far. The resulting force is increasingly attractive, up to a certain point
where it drops back to zero at the moment of contact with the surface,
from which point on the resulting force is repulsive.
There are many approaches on how to scan a surface. AFM manufac-
turers user manuals give usually good insight on their scanning strategies[21].
There are two ways to classify AFM operating modes, one based on
the tip-sample distance, and one based on the tip-sample interaction or
the feedback signal. The former distinguishes contact mode, non-contact
mode, and intermittent contact mode, the latter static and dynamic mode.
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Figure 2.5: Schematic force–distance curve of typical probe-sample in-
teraction in an AFM. The contact mode works by definition only in the
repulsive part. The non-contact mode depends on the force gradient, which
is highest close to the surface. The intermittent contact mode spans the
whole range from contact to non-contact mode, and has the advantage that
the tip is not dragged from one point of the scanning grid to the next, but
lifted off the surface, which is an advantage for fragile soft samples. This
contrasts to static and dynamic mode (discussed in text).
For the case of a topographic surface scan, with the tip in contact with
the sample as described earlier, the deflection can be kept constant by
the feedback loop, analogous to STM’s constant current mode, while the
feedback loop’s signal for the z-actuator simultaneously gives the sample’s
height information. This is called constant deflection contact mode, or
constant force contact mode. At the same time it is a static mode, be-
cause for every measurement point on the scanning grid, the tip-sample
interaction is static, the signal doesn’t change. If the surface is known to
be flat enough to not exceed the mechanical limit of the cantilever or the
detection system, it can be scanned at constant height, and the change of
the deflection signal can be mapped to the height information, if it was
beforehand calibrated to the z distance. This is called constant height con-
tact mode, and is analogous to STM’s current image mode. Since there
is no feedback to be done for the z-axis, image acquisition is much faster
than the preceding mode. In a third type of contact mode, the z-distance
is increased and decreased, without ever losing contact with the sample,
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effectively more or less indenting the tip into the sample, if the sample is
very hard, such as Silicon, then the tip’s z-position changes next to noth-
ing, but the cantilever bends a lot, and if it is read out with a reflected laser
system, gives an important cyclic feedback signal, but when the sample is
moved to a less hard area, such as a polymer droplet on the sample, then
the tip’s z-position will change more, because the polymer is more elastic
and will be indented more, while the cantilever based feedback signal di-
minishes. This is called force modulation contact mode, and is a dynamic
mode.
Contact mode implies the existence of a non-contact mode, and also
of an intermittent contact mode. To get any information about a surface,
without getting in contact with it, the tip must get close enough to the
surface to be subjected to strong interaction forces, in fig. 2.5, that is in
the area in the curve where the force gradient is the highest. This is not,
or at least not easily, achievable by statically placing the tip at a certain
distance, because small changes in distance may immediately result in
a snap into contact of tip and sample, because the feedback loop can’t
react rapidly enough to prevent that. That is why non-contact mode is
often used synonymously with dynamic mode, where the tip is cyclically
approached and retracted from the surface, traversing a certain range of the
force-separation curve. It is done cyclically because it is easy to convert
the tip and cantilever assembly into an oscillator, operated at or near
its resonance frequency, where the energy injected into the oscillator to
keep at resonance is small or neglectible, given an adequate material for
the oscillator. If the tip is scanned across the surface and encounters a
topographical change, then the range of the force-distance curve traversed
changes. The resonance frequency of the oscillator depends on the force
gradient acting on the tip. In the case of the tip getting closer to the surface
and for example more or farther into the attractive part of the curve, the
oscillator changes its resonance frequency, and thereby is amplitude, and
phase. The oscillator driver notes these changes, and depending of what
strategy was chosen – amplitude detection, phase detection, frequency
detection –, creates an error signal that can be fed into the feedback loop
to retract or advance the tip, to return to the frequency, amplitude or
phase as before the topographical change.
The intermittent contact mode spans the range from contact to non-
contact mode. It can be done either statically in a force spectroscopic
way by lifting the tip off the surface, and moving to the next gridpoint,
or dynamically, with an oscillating tip, leaving a trail of small punctual
contacts. Both have the advantage that the tip is not dragged from one
point of the scanning grid to the next not unlike a plough, and are used
14
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for fragile soft samples.
2.4 Summary
Some important SPM concepts were broached here in this chapter. In the
chapter Experiments (starting p.67) the criteria and driving forces behind
the selection of the AFM type for this research are discussed. As an exam-
ple to show that the last word in SPM has not been said, and that always
will be space for novel approaches, the example of fiber-top cantilevers[22]
is given, where a cantilever with pyramidal tip is micromachined out of
the tapered end of an optical fiber by means of focused ion beam. The
interference signal between injected light, and reflected light from the back
of the cantilever is used for z-feedback[22].
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Chapter 3
Electron transport
The goal of this thesis is to implement an SET on an AFM, which requires
first a thorough understanding on what an SET is, on how it functions,
and on what theoretical background it is based upon. This chapter sets
out to provide for this information.
3.1 Electric conduction fundamentals
In many cases, the understanding of electrical conduction can be reduced
to the concept of electrically charged particles moving through an electrical
conductor. Systems can be roughly and easily described by electric and
magnetic fields, potentials, currents, and impedances, and laws (Maxwell,
Lorentz, Ohm, Kirchhoff, etc.) governing these sizes. The laborious path
of getting from the initial discovery of the electron by Thomson[23, 24]
and determination of its charge by Millikan[25, 26] and farther1 to today’s
level of knowledge and understanding is often underestimated.
Electric charge is quantized in units of the elementary charge e, and
electrical current is the flow of electrons per time. However, the definition
of electrical current is not done by directly counting the electrons in time,
but by indirectly defining the amount of constant current it takes to pro-
duce a certain attractive force between two conductors. This is because
the emergent, macroscopic properties of a system are a description based
1Drude modeled conduction in metals with a gas of electrons, successfully applied the
kinetic theory of gases to it, establishing the theory of electrical conduction. Sommerfeld
replaced the Maxwell-Boltzmann velocity distribution by the quantum mechanically
constructed Fermi-Dirac distribution. Today conduction is quantum mechanically fully
explained[27].
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on observing a large number of electrons which have a stochastic behavior.
Devices such as a single electron pump or turnstile[28] are a recent develop-
ment. They transfer single electrons through an array of tunnel junctions
by controlling gate voltages in sequence, and permit to generate a very
precise amount of electrons per time, and therefore a very precise current.
They were designed based on the understanding that when the dimensions
of a conductor get very small, then the observation can carry signatures of
effects which have to do with the individual electron moving in, through,
and out of a system. Very small means that the physical dimensions of the
system are comparable to several typical and characteristic length scales
of electron transport. They are its mean free path2[lmfp], its coherence
length3, its Fermi wavelength4[λF ], its localization length [ξ] and its sys-
tem size[L]. The sizes of those length scales in relation to each other allow
to classify the system according to the electron transport phenomena that
will occur in such as system. For the case of this research, an Al based
SET at cryogenic temperatures, with a designed island (system size W,L),
of 50-100nm in diameter and 30nm thick, the value for the mean free path
of 39µm (cf. footnote), exceeds the system size, lmfp  W,L, which is
a characteristic of a ballistic mesoscopic system, where the scattering of
the electrons is predominantly at the edges of the system, and is far more
prominent than the scattering at defects and impurities, characteristic for
the diffuse transport regime. The electrons transport through such an SET
will not encounter phase destroying scattering events during the transits.
As an illustration of the behavior of electrical conduction when a con-
ductor is rendered smaller and smaller, such as by constricting it, two
showcase examples are cited in the following.
The first example is the observation of a ballistic point contact, defined
in a 2DEG[30]. The conductance changes in quantized steps of e2/pih¯
(=2e2/h) when the width of the constriction is varied by changing the
voltage applied to the top gate electrode, which changes the depletion of
2The mean free path of an electron in Al at room temperature is lmfp =
σmvF /ne
2 = 14×10−9m, with conductivity σ = 35.7×106Ω−1m−1 at 20◦C (electrical
resistivity ρ = 2.8 × 10−8Ωm), mass of an electron at rest of m=9.1×10−31kg, Fermi
velocity of Al vF=2.03×106m/s, free electron density in Al n = 18.1 × 1028m−3. As
temperatures decreases, the conductivity increases, and with it the mean free path. At
4K, with σ = 1.0×1011Ω−1m−1 (ρ = 9.8×10−12Ωm[29]) the mean free path increases
to lmfp = 39.1× 10−6m.
3temperature dependent superconductive coherence length ξ ≈ 100nm indicative for
the extent of a Cooper pair in metals, and phase coherence length lφ ≈ µm, indicative
for electron waves in heterostructures.
4The Fermi wavelength λF of the wavefunction of an electron in metals is short, in
the order of the distance between atoms, i.e. 1nm, while in semiconductors it is longer,
in the order of 100nm.
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the underlying 2DEG, which narrows or widens the point contact.
The second example is a break junction setup, where a mechanically
controllable pulling force is exerted on a narrow metallic wire[31]. The
smallest section of the wire, called waist or constriction, decreases when
the pulling force increases. This is reversible as long the elastic deforma-
tion regime of the wire is not exceeded. As the constriction is reduced,
reproducible jumps in the conductance are observed, which are of the or-
der of 2e2/h. This allows for study of quantum size effects on conduction
in metallic constrictions.
Both examples show the quantization of ballistic electron transport5
through a constriction. The conductance quantization is a demonstration
that the conduction is not a macroscopic flow of a large cloud of electrons,
but a transmission through available channels. Both cited articles use
the Landauer-Bu¨ttiker (LB) formalism[32, 33], which allows to describe
current as a transmission probability of an electron. Ohm’s law links
conductance to the macroscopic system size by G = σW/L, where σ is
the specific conductivity in Ω−1·m−1, and W and L the width and length
of the conducting segment. Above two experiments show that for ”small”
dimensions, the conductance no longer decreases linearly with the width
as Ohm’s law stipulates. The Landauer Formula for the conductance of a
mesoscopic conductor is
Gtot =
2e2
h
MT,
where M is the number of transverse modes, and T the transmission prob-
ability (and 1−T the reflection probability). The discrete steps of conduc-
tance reduction can each be explained by the removal or the disappear-
ing of a transverse mode in the conductor, which is what happens in the
two examples. In the former, an increase of voltage further depletes the
2DEG, and narrows down the point contact. In the latter, further pulling
decreases the conductor section. For further details on the LB formalism,
consider a review[34] of the field, for full immersion a book[35].
5Ballistic electron transport is characterized by the scattering of the electrons at the
edges of the channel or system exceeding the scattering on defects inside of the channel.
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Figure 3.1: Particle of energy E encounters a tunnel barrier of height U
ranging from x = 0 to x = L.
3.2 Transport phenomena in electronic sys-
tems
3.2.1 Quantum tunneling
Consider an electron in a conductor with energy E, on the left side of an
insulating barrier of height U > E and width L, as in fig. 3.1. The barrier
separates the conductor into left and right electrode. By means of classical
physics, there is no way for the electron to get from the left side electrode
through the barrier to the right side electrode, which is one of the reasons
that macroscopic objects who obey these laws, such as cars, need physical
tunnels to drive through mountains. Quantum mechanics explain why for
electrons this is possible (without digging tunnels) with quantum tunnel-
ing, a stochastic process. The theory is initially perplexing[36], and resides
on the famous Schro¨dinger equations[37]. The transmission probability T
for a particle to tunnel from the left electrode through the barrier to the
right electrode is T = e−2kL where k =
√
2m(U−E)/h¯. The probability
depends on the width of the barrier L, the difference U−E between barrier
height and particle kinetic energy, and the mass m of the particle. The
probability is small, but it is non-zero, and if a voltage is applied between
the left and right electrode, then a current will start flowing. If the tun-
neling events are such that the energy of the electron does not change,
the tunneling is called elastic, if it does change, and energy is dissipated,
either in the barrier or at the interface, then it is inelastic. Important the-
ory on tunneling was provided by Fowler and Nordheim[38], Simmons[39].
and with the base of BCS superconductivity[40] also on superconductive
tunneling by Giaever[41, 42], and Josephson[43, 44].
Quantum tunneling happens if the particle has enough energy to tun-
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nel through a barrier, either because of its average thermal energy kBT
(Boltzmann constant × temperature), or because a voltage bias is applied
across the barrier.
3.2.2 Charging effects
Deliberate capacitors are electrical devices that can store energy in the
electric field between a pair of closely spaced conductors. When current
is applied to such a capacitor, electric charges of equal magnitude, but
opposite polarity, build up on each conductor. Because of the electric
accumulation, an electric field is created in the region between the con-
ductors that is proportional to the amount of accumulated charge. The
electric field E creates a potential difference ∆V (which in the case of a
parallel plate capacitor is ∆V =Ed). Given a capacitor charged to q and
the voltage across it V =q/C, the energy W to add an infinitesimal charge
dq is dW = V dq = qdq/C, and when integrated from zero charge to final
charge,
W =
∫ Q
0
q
C
dq =
Q2
2C
(3.2.1)
the electrical potential is obtained, or the electrostatic or Coulomb energy
stored in a capacitor.
When connecting the left and right side of the tunneling barrier in
fig. 3.1 to a current source it can be thought of like a capacitor which is
being charged. [ Each time an electron tunnels across the tunnel barrier,
the energy stored in the capacitor is reduced by a well defined energy
quantum of e2/2C.]
3.2.3 Coulomb blockade
After a tunnel event in an electrically disconnected (isolated) tunnel junc-
tion as in fig. 3.2, the charge change results in a voltage buildup across
the junction. The energy stored in the junction capacitance changes from
Q2/2C to (Q− |e|)2/2C and voltage V across the junction by ∆V =e/C,
where C is the capacity of the junction.
Assume that the capacitor is charged to Q, which not necessarily is
a multiple of the elementary charge e. An electron tunneling in either
direction through the barrier, changes the charges Q and −Q on the elec-
trodes to Q− |e| and −Q− |e|. It also changes the electrostatic energy of
the junction capacity. Subtracting the charging energy after the tunneling
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Figure 3.2: Electrically isolated tunnel junction with a capacitance C,
before (left) and after (right) a single-electron tunneling event. The charge
change ∆Q results in a voltage ∆V buildup across the junction.
event from before leads to
∆E =
Q2
2C
− (Q± e)
2
2C
=
e
C
(Q± e
2
).
If the initial charge of the tunneling junction Q is within the limits
−e/2 < Q < +e/2, then any charge change ∆Q = ± e will yield an posi-
tive energy change, which is energetically unfavorable, hence forbidden (cf.
fig. 3.3). This situation is the Coulomb blockade of single electron
tunneling, i.e. electrostatic charge precludes tunneling, and even if there
is a bias voltage applied across the junction, no tunnel current flows. If
the initial charge of the tunneling junction Q lies outside of these limits
any charge change ∆Q = ± e will yield an negative energy change, which
is energetically favorable, hence possible. The term Coulomb blockade was
first used by Averin[45]. The Coulomb Blockade manifests itself on an
current vs voltage I − V curve, where the current – if not consider-
ing the Coulomb blockade – anomalously stays at zero for bias voltages
of |V | ≤ e/2C. Beyond that value, a current flows, which is first grows
quadratic up to |V |  e/C, and linearly for |V |  e/C.
3.2.4 Temperature and quantum fluctuations
The Coulomb blockade always exists, but is not always observable, because
other conduction phenomena may be dominant. The temperature of a
system is a measure for the internal energy present, and a measure for the
kinetic energy of the system, i.e. vibrations, particle movement or spin,
etc. . The thermal energy is given by
ET = kBT.
ET must be lower than the charging energy Ec in order to observe the
Coulomb blockade. If an electron that is blocked from tunneling through
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Q2
2C
charge Q−e/2 0 +e/2
+e
−e
Figure 3.3: Energy versus gate charge plot. This shows energetically the
origin of the Coulomb blockade of the single electron tunneling in a cur-
rent biased junction. Favorable (loss of energy) transitions are noted in
continuous (—) lines, while energetically unfavorable and therefore blocked
transitions are noted in dashed (- - -) lines. Circles signify occupied, and
empty positions (fig. according to[45]).
a junction, because it is energetically disfavorable, receives enough energy
from thermal fluctuations to make tunneling still favorable, or to cross over
the barrier, then it is thermally activated, and ignores the Coulomb block-
ade. The Coulomb effect is smeared out or hidden. At sufficiently high
temperatures (kBT  Ec) the system is in the classical regime, Coulomb
charging effects are negligible, and the system exhibits normal conduc-
tance. Solving the inequality for temperature yields the first condition
that a junction must be fulfill to be in Coulomb blockade:
T <
e2
kB2C
.
Quantum energy fluctuations, are the temporary change in the amount of
energy in a point in space. The uncertainty about the energy of an electron
at the barrier must be less than the barrier’s charging energy, otherwise
an electrons may get enough energy from a fluctuation to tunnel through
a barrier that otherwise would be blocked. The Heisenberg uncertainty
principle6 reformulated for energy reads:
∆E ≈ h/τ.
6de: Unscha¨rferelation, fr: principe d’incertitude, it: relazione di indeterminazione.
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Using the typical time to charge or discharge a capacitor of τ =RC, also
called charge relaxation time, leads to Ec = e2/C  ∆E ≥ h/τ = h/RC 7
and solving e2/C  h/RC for the resistance Rt or conductance Gt of the
tunneling junction yields the definition of the quantum resistance RK or
the quantum conductance G0:
Rt  RK ≡ h
e2
≈ 25.8kΩ or Gt  G0 ≡ e
2
h
≈ 38.7µS.
The second condition that a junction must fulfill to be in Coulomb blockade
is that its resistance Rt must be higher than RK , otherwise the quantum
energy fluctuations mask the Coulomb blockade.
3.3 Electric conduction in a single electron
transistor
Understanding the nature of electric conduction in an SET, and of what
length scales influence it, will allow to design and fabricate it on an AFM
tip. The electric conduction in an SET is done by single electron tunneling.
Electron transfer across a potential barrier has a certain probability of
tunneling, which is an attractive system to model with the LB formalism
where transmissions between two (or more) terminals are also expressed
as probabilities.
Later will be seen that the SET is fabricated using a metal, Aluminum.
In metals, the Fermi wavelength λF is short, in the order of distance be-
tween atoms, i.e. 1nm. A quantum dot on the other hand is an island
comparable in size to the Fermi wavelength λF , and therefore shows quan-
tization of its electron states. The dimensions of a metallic SET are much
larger, than the Fermi wavelength, therefore energy quantization cannot
be observed, however other quantum-mechanical effects are not excluded.
The term ”quantum dot” should therefore not be used when discussing
metallic SETs[46].
In a metallic island, the Coulomb blockade is a classical phenomenon
since the energy spectrum of the confined region can be considered as a
continuum. Furthermore, in metallic films, the electron density is so high
7While accounting for charges and energies, a tunneling event can be viewed as two
sub-events, namely the removal of a charge e from one electrode, with according to
eq. (3.2.1) ∆E1 = e2/2C, and with the addition of a charge e on the other electrode,
∆E2 = e2/2C. Hence the charging energy for transferring one electron from the left to
the right of a junction or capacitor is e2/C, cf. also fig. 3.4.
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that even a film of thickness 10nm has several tens of occupied sub-bands
and it is more accurate to treat it as a three-dimensional conductor [35].
Without paraphrasing: Single electron tunneling is, like resonant tun-
neling8, observed in double-barrier structures. But the physical mechanism
underlying the two phenomena are fundamentally different. Resonant tun-
neling arises from the wave nature of electrons, which gives rise to energy
quantization in confined structures, while single-electron tunneling arises
from the particle nature of electrons, which give rise to charge quantization.
Resonant tunneling is not observed if the distance between the barriers is
long enough that the spacing between the allowed energy levels is negligible
compared to kBT . But single-electron tunneling can still be observed, as
long as the capacitance is small enough that the electrostatic energy of a
single electron (e2/C) exceeds kBT . This effect would be absent if charge
were not quantized, that is if e were equal to zero. (from: Datta [35] p.247)
This work is on a metallic SET, which is in the classical or metallic
Coulomb blockade regime. Semiconductors, where only few levels partici-
pate in transport, are in the quantum Coulomb blockade regime, which is
not discussed here, instead the lecture of this review[47] is recommended.
For the fabricated SET, the transport in the island is purely ballistic, and
the island’s resistance can be neglected.
The discrete levels of single electron tunneling are not due to the wave
nature of the electrons (size quantization) but due to their particle nature
(charge quantization).
3.4 Single electron transistor
This section shows what requirements need to be fulfilled in order to ob-
serve charging effects, and how to design simple devices based on the charg-
ing effects.
3.4.1 Junction requirements for single electron effect
In the two preceding paragraphs it was shown that the junction must fulfill
following requirements: The elementary charging energy Ec of the junction
must be larger than the scales of both the thermal (kBT ) and quantum
(h/τ = h/RtCt) fluctuations. The two parameters that are the easiest
to be influenced are the tunnel junction resistance Rt  h/e2 = 25.8kΩ,
8Resonant tunneling refers to tunneling in which the electron transmission through
a structure is sharply peaked about certain energies.
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which can be chosen to a certain degree by controlling the formation pro-
cess of the junction, and which may be situated between the two extremes
open and short circuit, and the temperature T , chosen to be low by a
cryostat environment. The tunnel junction capacitance Ct, linked to it
by kBT  Ec = e2/2Ct can be influenced through the design or pattern-
ing, e.g. electron beam lithography, but is a less flexible parameter. In
summary, single electron charging effects are experimentally ob-
servable in high resistance junctions, with small capacitances and
low temperatures.
As an example to get an indication for the energy scales discussed, a
tunnel junction formed by the crossing of two Al wires, both 50nm wide
and defined by electron beam lithography, is made. Using the parallel plate
capacitor formula Cpp = ε0εr Ad , where ε0 is the free space permittivity,
εr = 10 the relative permittivity of the insulator Al2O3, A the junction
area and d=1nm the junction thickness, gives a capacitance of C = 221aF
and yields a charging energy of Ec = 57.9× 10−24J= 57.9yJ = 361µeV 9.
In 2007, electron beam lithography combined with liftoff pattern trans-
fer cannot define junctions an order of magnitude smaller than above ex-
ample, and metal evaporation (here Al) creates films with grain boundaries
due to the nucleation mechanisms during the deposition which precludes
easily achievable good film quality after reduction by another order of mag-
nitude. Being at the lower end of the achievable length scales for the geo-
metries of the structures, the remaining degree of freedom to make the sin-
gle charge effects dominant is to cool down the samples to the point where
the thermal activation energy is lower. Single charge effects are usually ob-
served in cryogenic setups, and room temperature experiments[49, 50, 51]
are more the exception to the rule than the rule.
The thermal activation energy of ET = kBT , which at room tem-
perature yields ET = 4.41×10−21J = 4.41zJ = 27meV, is two orders of
magnitude higher than the charging energy Ec. This makes that any charg-
ing effect is masked by thermal fluctuations, and at best the only notice-
able consequence of discreteness of the electrical charge transfer through
such a junction is the shot noise[52]. In order to see any single elec-
tron charging effect, there must be ET < Ec. Solving for temperature
T < e2/kB2C = 4.20K. By coincidence this is the boiling temperature of
9Energy scales at this level are commonly expressed in electronVolts, abbreviated
eV, where 1eV=1.6×10−19J=160zJ, and 6.25eV=1aJ, on one hand for the convenience
of having small familiar numbers, on the other hand because the Syste`me International
d’Unite´s (SI) prefixes necessary for such order of magnitudes were adopted by the
Confe´rence Ge´ne´rale des Poids et Mesures (CGPM) only relatively recently, atto(10−18)
in 1964, zepto(10−21) and yocto(10−24) in 1991[48].
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Figure 3.4: Energy diagram of biased junction cycling through Coulomb
blockade and single electron tunnel events. (a) To an unbiased junction
(b) is applied a bias voltage, which slowly charges the junction. (c) When
the bias voltage across the junction results to be higher than the junction’s
charging energy Ec, it is energetically favorable for an electron to tunnel
through the junction. (d) after the tunneling, the bias voltage re-charges
the junction through stage (b) until again stage (c) is reached. The cycle
continues.
liquid 4He, used in low temperature refrigeration setups. The quantum en-
ergy fluctuations with above capacitance are h/τ=h/RtCt=116× 10−24J
= 116yJ = 725µeV, also less than the charging energy
3.4.2 Single current biased junction
Time to put this effect to use. When a tunnel barrier at equilibrium
(fig. 3.4a) is connected to a constant current source, then charge will
accumulate at the electrode, linearly (I = dQ/dt) in time (fig 3.4b) until
the charge reaches and exceeds e/2, at which point a single tunneling event
is energetically favorable and possible (fig 3.4c). If the tunneling happens,
then the charge instantly diminishes by e, (fig 3.4d) the current source
charges the barrier again, and the cycle restarts (fig 3.4b). The charging,
reaching tunnel ability, tunneling, a recharging cycle is – as the name
already suggests – cyclical and happens periodically. The current spikes
observed are spaced in time by δt = e/(dq/dt) = e/I and give a voltage
oscillation in a sawtooth form across the junction with frequency
fSET = I/e.
This is called single electron tunneling oscillations. Time or frequency
are the easiest SI units to measure, because the task can be reduced to
counting events instead of comparing physical units to references. In 2005,
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Figure 3.5: Quantum metrology triangle, showing the SI units for volt-
age, current and frequency, the equations linking them together through
constants, and the names of the underlying effects.
Caesium fountain frequency standards may achieve a fractional frequency
uncertainty of ∆f/f = 10−15[53]. Above fSET equation is a very impor-
tant relationship, because it links current and frequency through a simple
constant, the elementary charge. It is the analog to the ac-Josephson ef-
fect: single electron tunnel events give rise to an oscillating voltage, i.e.
the SET-oscillation, and whereas single flux quanta give rise to an oscil-
lating current, i.e. the Josephson-oscillations, where the typical frequency
is fBloch = I/2e and describes the Bloch oscillations.
In metrology, the quantum metrological triangle (fig. 3.5) links voltage
to frequency and to current through three constants which only depend
on the two fundamental constants elementary charge e and Planck’s con-
stant h. In the Josephson effect, the Josephson constant KJ = h/2e,
where the index J honors Nobel laureate Josephson[43, 44], links voltage
to frequency with V = KJf = (h/2e)f . In the quantum hall effect, the
quantum resistance RK = h/e2, where the index K honors Nobel laureate
von Klitzing[54, 55], links voltage to current with V = RKI = (h/e2)I.
In the SET effect, the estimate of the elementary charge QX = e links
current to frequency with I = QXf = ef . As playful digression, the
question can be asked if there will be a time when the estimate of the
elementary charge will be called an constant with an eponym, such as
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Thomson[23, 24] or Millikan[25] constant. The quantum metrology tri-
angle is of course conceptually very appealing, except that in 2007 there
is yet no ”recommendation” by the Comite´ International des Poids et
Mesures (CIPM) that would define the estimate of the elementary charge
QX , a thing that has been done for both KJ−90 and RJ−90 in 1988[56, 57].
The ”closing” of the triangle is an ultimate goal, and could be achieved
by having an implementation of the complete quantum metrology triangle
in a single experiment, where the three effects happen and are measured
simultaneously, and the output of one effect’s experiment is the input to
the following effect’s experiment. This would allow for the verification of
coherence of the constants involved in the three quantum phenomena[58].
The uncertainties of both KJ−90 and RJ−90 are currently in the range of
1 part in 107 for open (non-closed) triangle setups.
Single tunnel junctions are difficult to measure, because apart the junc-
tion formation itself determining its charging energy, there is not much
control over the experiment. Above fSET can be estimated from the pA
range currents that are flowing to be in the GHz range, but the current
cannot be throttled or increased, it is given by the transit time of the
tunnel event.
A current biased single tunnel junction is not a particularly simple
system as far as single charge tunneling is concerned. It is certainly of
interest for the foundations of the field, but it is not suited for practical
applications, since the requirements for a clear-cut Coulomb blockade are
so difficult to realize experimentally. (from: Devoret et al. [59])
Therefore the simple system was enhanced, adding constraints to the
electrons, that helped to make the Coulomb blockade observable. This was
done by introducing the idea of an island, i.e. a small isolated zone, where
to or where from the electrons would tunnel through a barrier, but which
would remain a dead end otherwise. An example is the single electron box:
a tunneling barrier put in series with a capacitor, and the zone between
them is the island. The electrons may not tunnel through the capacitor,
but they may tunnel through the tunnel barrier. If the junction require-
ments are met (Ec, kBT,RT ) then the voltage applied to the capacitor
controls the bias through the barrier, and electrons may be added or re-
moved one by one, allowing for observation of charge quantization[60, 61].
The double junction is the most widely used charging effect or Coulomb
blockade effect device in the experimental area.
This field (of single electron tunneling) really took off when it was recog-
nized that R RQ = h/e2 ensures the localization of each electron within
a particular conducting island of the system at any particular instant. This
fact shows that tunnel barriers with low transparency may effectively sup-
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press the quantum-mechanical uncertainty of the electron location. Notice
that only this suppression makes controllable single-electron manipulation
possible. (In this sense single-electronics does not fall into the much adver-
tised category of ”quantum electronic devices”. Of course, single-electron
devices do use quantum properties of matter, but so do semiconductor tran-
sistors. (from: Likharev [62])
For metrology application, longer island cascades are preferred, such
as for single electron pumps[28, 63], because that guarantees a higher un-
certainty.
Single electron transistors (N=2 junctions in series) tend to be vulner-
able to quantum fluctuations (in single-electron logic circuits, each event of
this kind leads to a computation). Thus, it seems more reasonable to use
arrays with larger N’s as basic elements of these circuits. (from: Averin
and Odintsov [64])
The last section documents how overcoming the limitations of a single
current based junction lead to two junctions in series.
3.4.3 Double current biased junction
Consider two tunnel junctions in series. The most important difference to
a single junction is not the doubling of the junctions, but the creation of
an island (fig. 3.6), an area which is completely surrounded by insulator,
an important conceptual addition transport-wise. To travel from the left
Figure 3.6: Two junctions in series, defining between them an island,
electrons have to travel across it in two tunnel events.
electrode to the right electrode, electrons must tunnel to the island, and
then off the island. A ’two single electron tunneling junctions’ device
has usually an additional ’normal’ capacitor that couples to the island,
as shown in fig. 3.7, without the possibility of quantum tunneling to and
from this coupling capacitor. The names of those three device terminals
are chosen – by analogy (the emotional cushion of familiarity) to the field
effect transistor – drain, source and gate, respectively. The channel does
not exist per se, but there is an island and the coupling through the gate
terminal capacitor controls the transport. The name of the device is also
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Figure 3.7: Schematic single electron transistor, island at centre, source
and drain separated by tunnel junctions, gate capacitively coupled.
chosen by analogy: single electron tunneling transistor. Most of the time
the term tunneling is omitted and single electron transistor SET is used.
An SET transistor island can be charged by tunneling across one junc-
tion and discharged by tunneling across the other junction, resulting a
current through the device. The electrostatic energy of the circuit deter-
mines if transport happens or not. To determine the exact conditions, an
electrical equivalent schema as in fig. 3.8 is helpful. Electrical engineers
love to have an equivalent circuit of everything, because such an abstrac-
tion allows them to get a better understanding of the device. The physical
island corresponds to the island on the equivalent schematic indicated by
the dotted line, encompassing half of each tunnel junction, and half of the
gate capacitor.
Vsource Vgate Vdrain
C1, R1 C2, R2
CG
source island
gate
drain
Figure 3.8: Single electron transistor equivalent scheme
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Figure 3.9: Energy diagrams of SETs in and out of Coulomb blockade.
a) The island is occupied by n electrons. The energy level of the electron on
the island is (due to the capacitive coupling with the gate electrode) below
the conduction band of either electrode, and the charging energy guarantees
that both junctions are in Coulomb blockade, i.e. tunneling through the left
junction to the island would have to increase the electron’s energy to reach
n+ 1 charges of the island, which is energetically unfavorable and therefore
not done, n+ 1 remains unoccupied.
b) Changing the gate voltage changes the energy level of the island. It is
now energetically possible for the the n-th electron on the island to tunnel
off the island through the right junction. After that, both the n + 1 and n
level are unoccupied. The island is occupied by n− 1 electrons.
c) Now it is now possible for the electron on the left electrode to tunnel onto
the island onto the n level, but n+1 remains unoccupied. The island regains
an electron and is again occupied by n electrons, which would immediately
tunnel off the island again if the gate bias is not lowered, and return to
state b) and indiscernible from state b). The cycle of transitions b)→c) and
c)→d) is established and a net current results, the SET is conductive.
In fig. 3.9 energy diagrams of a double junction are shown. The junc-
tion is biased with Vb. In a) the double junction is shown in Coulomb
blockade state, because the voltage applied to the gate sets the electro-
static energy of the island such that no tunneling can happen, while in b)
and c), a current can flow (details in the caption). What happens inside
the double junction is best viewed through a stability plot (fig. 3.10) and
with explanation of the tunneling processes involved (fig. 3.11), but for a
quantitative view, first the voltages governing the SET must be calculated.
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3.4.4 Orthodox theory
The orthodox theory is a term used to refer to a set of assumptions that al-
low for calculation of charging effects for single electron tunneling devices.
They were first formulated by Averin and Likharev[52, 65]. There is no
unambiguous agreement in the literature on which assumption exactly is
part and which is not. Assumptions made are:
• The dimensions and shape of the tunnel junctions are neglected.
• The duration of the electron tunneling process through the barrier
is zero (or shorter than the time between two tunnel events).
• The duration of charge redistribution inside of the electrodes after
tunneling is zero (or shorter than the time between two tunneling
events), so that the system can get back to equilibrium.
• An electron tunnels immediately if the conditions for tunneling are
favorable.
• There is no cotunneling, i.e. only one electron tunnels at the time.
• The tunneling events are correlated, i.e. if an electron enters through
one junction onto the island, it will immediately exit the island by
tunneling through the other junction, and if one electron moves, all
the others are frozen.
The assumptions allow for a description on how a single electron tunneling
device works, but it does not allow to establish a circuit model that could
be easily simulated[66].
3.4.5 Energy calculation
To understand how an SET works, the electrical circuit is traditionally
analyzed for the change of its energy after an electron has tunneled, and
since the energy must be negative to be favorable, the conduction thresh-
olds can be found for each junction, which allows to draw a stability
plot as in fig. 3.10. This calculation has been done before in various
forms[65, 67, 68, 59, 69] usually with an astringent level of terseness. A
more verbal development is given here. The intermediate goal is to cal-
culate the electrostatic energy stored in the two junctions and capacity
surrounding the island. The circuit in fig 3.8 is formed of two tunnel
junctions in series, defining between them the island. The island is capac-
itively coupled to the gate. The two tunnel junctions connect to source
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and drain electrodes, the island–source junction is baptized ”junction 1”,
and the island–drain junction is called ”junction 2”, and all the attributes
of the respective junctions are called with those indices, i.e. capacitance,
resistance, voltage, charge, number of electrons, etc. .
The total capacitance of the island is CΣ = C1 + C2 + Cg. Assuming
that the drain is grounded (Vd = 0), then a bias voltage Vb will bias the
two junctions with V1 and V2, respectively, where Vb = V1 + V2. Instead
of using Vsource and Vdrain, the potentials can be compound together in
a voltage Vbias which spans across source and drain. Thus on the source
(1 − f)Vbias and on the drain −fVbias are applied, where 0 ≤ f ≤ 1, and
chosen to accommodate for two standard cases of the drain grounded or
asymmetrical bias (f = 0) (as used by Averin[45]) and antisymmetrical ap-
plied bias (f = 0.5) (as by Ingold[68]). For the reminder of the calculation,
Vb will be used, which is the voltage applied to the source terminal, while
the drain terminal remains grounded. Vb can be interpreted as Vsource or
as Vbias (with f = 0 for (1− f)Vbias).
The charge on the island q can be expressed in two ways, once from
the point of view of the island, and once from the point of view of the
device terminals. The charge on the island q = −ne + q0 is composed of
the number of electrons n present on the island, and of the background
charge q0, which accounts for any initial charge offset of the island, such
as neglected capacitive coupling to the substrate or other structures, stray
couplings, or random ions close to the island. The background charge q0
can take any value, but the parts of q0 which are an integer multiple of e
can’t be distinguished from additional electrons on the island, which leads
to the practical limitation of |q0| < e. The charge as seen by the device
terminals is q = −q1 + q2 + qg, with the number of electrons q1 entering
the island through junction 1, the number of electrons q2 exiting the island
through junction 2, and the polarization charge qg = Cg(Vg −V2) that the
island receives from the gate electrode. This yields:
q = −q1 + q2 − qg = −ne+ q0
Substituting charges qi = CiVi by their capacity-voltage product:
−C1V1 + C2V2 − Cg(Vg − V2) = −ne+ q0
Solving for V2 yields sequentially:
−C1(Vb − V2) + C2V2 = −ne+ q0 + Cg(Vg − V2)
V2(C1 + C2 + Cg)− C1Vb − CgVg = −ne+ q0
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V2 =
−ne+ q0 + C1Vb + CgVg
CΣ
(3.4.1)
and by analogy:
V1 =
+ne− q0 + (C2 + Cg)Vb − CgVg
CΣ
(3.4.2)
The electrostatic energy stored on the island is the sum of the electrostatic
energies stored on the two junctions and the gate capacitor.
Ec =
q21
2C1
+
q22
2C2
+
q2g
2Cg
The charges are substituted through q2i /2Ci =
1
2CiV
2
i and the voltage V1
through V1 = Vb−V2. The capacitance only polarizes up to Vg−V2 of the
applied voltage Vg.
=
C1
2
(Vb − V2)2 + C22 V
2
2 +
Cg
2
(Vg − V2)2
=
C1
2
V 2b + V
2
2 (
C1
2
+
C2
2
+
Cg
2
) +
Cg
2
V 2g − V2(C1Vb + CgVg)
The term C1Vb + CgVg exists in eq.(3.4.1), and therefore it is replaced by
V2CΣ + ne− q0 to give:
=
C1
2
V 2b +
Cg
2
V 2g + V
2
2 (
CΣ
2
)− V2(V2CΣ + ne− q0)
This yields after shaking the tree algebraically, but determinedly:
Ec =
C1
2
V 2b +
Cg
2
V 2g +
(−ne+ q0)2
2CΣ
+
(C1Vb + CgVg)2
2CΣ
(3.4.3)
Interestingly, only the third term depends on the number of charges on
the island, a convenient fact when comparing energies before and after
tunneling events.
To obtain the total energy of the system, the work done by the volt-
age source to move electrons through the junction, i.e. W = Vi∆q needs
to be included. When an electron tunnels through a junction on to the
island, then the island potential changes by e/CΣ. The two junction’s and
the capacitor’s charge change by eCi/CΣ. This polarization change must
be compensated by the voltage sources. The work done by the sources
attached to the junction and capacitor j to compensate the polarization
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for the ”receiving” of charge is −eVjCj/CΣ. The work done by the source
attached to the junction through which the ”tunneling” is happening k,
in order to compensate the polarization for the ”receiving” of charge, is
eVb(1− Ck/CΣ) 10.
If an electron tunnels through the first junction on to the island, then
the island potential changes by e/CΣ. The charge on the gate capacitor
changes by −eCg/CΣ and the gate voltage source works Wg = −eVgCg/CΣ
to reestablish the polarization on the outer, off-island side of the capacitor.
The drain voltage on junction 2 is assumed to be grounded, therefore no
work is done there. The source biasing the tunneling junction 1 supplies
to junction 2 a charge of eC2/CΣ and to the gate capacitor a charge of
eCg/CΣ, totaling e(C2 + Cg)/CΣ = e(1− C1/CΣ). Therefore the work to
bias junction 1 is Wb1 = eVb(C2 + Cg)/CΣ = eVb(1 − C1)/CΣ. The work
to add n1 electrons through junction 1 is the sum of the works supplied
by the voltage sources biasing junction 1 and the gate:
W (n1) = Wg +Wb1 = −n1( e
CΣ
(−CgVg + (C2 + Cg)Vb)).
For junction 2, the gate voltage source work remains the same. The
tunneling junction 2 is grounded (no source). The source that is biasing
tunnel junction 1 supplies a charge of eC1/CΣ and work ofWb2 = eVb(C1)/CΣ.
The work to add n2 electrons through junction 2 is
W (n2) = Wg +Wb2 = −n2( e
CΣ
(CgVg + C1Vb)).
The free energy of the system is the charging energy minus the work
done by the voltage sources:
F = Ec −W
and after introducing the number of electrons tunneling through each junc-
tion it turns into:
F (n1, n2) = Ec −W (n1)−W (n2).
Tunneling can only happen if the energy after the tunneling is lower than
before the tunneling, that means the change in free energy must negative,
∆F ≤ 0⇐⇒ ∆E ≤ 0
10CΣ = C1 +C2 +Cg → C2 +Cg = CΣ−C1 → e(C2 +Cg)/CΣ = e(CΣ−C1)/CΣ =
e(1− C1/CΣ)
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When the charging energy of eq.(3.4.3) is inserted into the expression,
it survives the making of the difference only in its third term, which is
(−ne+ q0)2/2CΣ, because it is the only term carrying the dependency on
number of electrons on the island. The difference of the third term of Ec,
∆Ec =
[−(n+ 1)e+ q0]2
2CΣ
− (−ne+ q0)
2
2CΣ
reduces down to
=
e2 + 2e(ne− q0)
2CΣ
=
e
CΣ
[
e
2
+ (ne− q0)].
Based on the orthodox theory, only one junction has electrons tunneling
through it, and therefore only one of the two work expressions W (n1) and
W (n2) will change, thus only the changing one will survive the taking of the
difference of ∆F . The index of free energy pertains to the junction through
which the tunneling is happening, while superscripts indicate addition(+)
or subtraction(-) of charge through the junction:
∆F±1 = F (n1±1, n2)−F (n1, n2) =
e
CΣ
(
e
2
±[+ne−q0+(C2+Cg)Vb−CgVg])
∆F±2 = F (n1, n2 ± 1)− F (n1, n2) =
e
CΣ
(
e
2
± [−ne+ q0 + C1Vb + CgVg])
It is noticeable that the right side terms, except for a factor of CΣ, cor-
respond exactly to the junction voltages V1 and V2 derived in equations
(3.4.2) and (3.4.1), i.e.
∆F±1 =
e
CΣ
(
e
2
± CΣV1) = e
2
2CΣ
± eV1 (3.4.4)
∆F±2 =
e
CΣ
(
e
2
± CΣV2) = e
2
2CΣ
± eV2. (3.4.5)
Electrons may tunnel if it is energetically favorable, i.e. if no energy is
gained during the process. Developing for the first junction:
∆F±1 < 0
e
CΣ
(
e
2
± [+ne− q0 + (C2 + Cg)Vb − CgVg] < 0
e
2
< ∓[+ne− q0 + (C2 + Cg)Vb − CgVg]
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e
2
± ne < ∓[−q0 + (C2 + Cg)Vb − CgVg]
e(n± 1
2
) > ±[−q0 + (C2 + Cg)Vb − CgVg] (3.4.6)
and by analogy:
∆F±2 < 0
e(n± 1
2
) > ±[+q0 + C1Vb − CgVg] (3.4.7)
which allows to construct following two inequalities as boundary conditions
wherein Coulomb blockade will be observed:
e(n+
1
2
) > ±[−q0 + (C2 + Cg)Vb − CgVg] > e(n− 12)
e(n+
1
2
) > ±[+q0 + C1Vb − CgVg] > e(n− 12).
These inequalities can be observed directly when the experimental data
is mapped into Vg versus Vb plots, with the Ids current through the junc-
tion as third axis. The bias voltages for both junctions can be isolated,
conduction onset is when:
Vb1 > ±(
−q0 − e(n± 12 )
C2 + Cg
− Cg
C2 + Cg
Vg) (3.4.8)
Vb2 > ±(
q0 − e(n± 12 )
C1
− Cg
C1
Vg). (3.4.9)
Those plots are called stability plots, as fig. 3.10, and the Coulomb blocked
areas are called, due to their shape, Coulomb diamonds. It is also possible
to start from equations (3.4.4) and (3.4.5), solve them for the condition
”< 0”, and obtain from
∆F±1 =
e
CΣ
(
e
2
± CΣV1) < 0
± V1 < e2CΣ (3.4.10)
and by analogy
± V2 < e2CΣ . (3.4.11)
A current will flow through an SET if the voltage across one of the junc-
tions exceeds e/(2CΣ), and the voltages across the tunnel junctions V1 and
V2 depend both on bias voltage Vb and gate voltage Vg. A stability plot of
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Figure 3.10: Stability plot, Vgate vs Vbias, slopes, x and y-axis intercepts
allow to extract all capacitance values of the island C1, C2, Cg. The two
trapezoidal areas underlined with gray, delimited by the oblique lines, carry-
ing the number of electrons n and n+1 are called Coulomb diamonds, the
zone where the conduction is suppressed and no current flows through the
island. If the junctions are not perfectly symmetrical, which is quasi always
the case, then the diamond or rhomboid is deformed to a trapezoid.
an SET such as on fig. 3.10 traces gate voltage Vgate sweeps against bias
voltage Vbias sweeps, with the drain source current Isd as third variable.
The central diamond shaped zones on the plot, delimited by the lines of
conduction start and stop, indicate the areas of Coulomb blockade, were no
current flows, and they are called Coulomb diamonds. The diamonds are
periodic by e/Cg along the gate voltage Vg axis, and thus allow to extract
the gate capacitance Cg value. Increasing the gate voltage increases the
number of electrons on the island. The edges of the Coulomb diamonds,
i.e. the lines which delimit the zones where conduction is blocked, form
straight lines, and their slopes, −Cg/C1 for the negative, Cg/(Cg +C2) for
the positives, allow to determine the values of the tunnel junction capaci-
tors C1 and C2. The Vb threshold above which no more Coulomb blockade
is possible has an y-axis intercept of e/CΣ, and allow to deduce the sum
of all island capacities CΣ. An example of experimental data showing
Coulomb diamonds can be found in fig. 6.14.
The schematic stability plot of fig. 3.10 contains black dots labeled a
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through h which are special cases worth being discussed one by one with
an energy diagram, which is done in fig. 3.11-a through 3.11-h, in order
to get a good understanding of how the charging energy of the island is
modulated through the gate voltage. If the double junction is in Coulomb
blockade, then the static situation is given with a single energy diagram.
If current is flowing, two diagrams are given, decomposing the tunneling
through the island into a ’tunneling off’ and a ’tunneling onto’ the island
step. This is the same electron tunneling, according to the orthodox theory.
Energy diagrams are always an abstraction of reality, but give a good look
and feel for the situation. The cases a through e have all the same bias
voltage Vb but different, increasing from top to bottom gate voltages Vg.
The examples start inside of the Coulomb diamond with n−1 electrons on
the island, at location a, (fig. 3.11-a), with a gate voltage Vg such that the
charging energy Ec defining the attainable levels on the island is aligned
in a way that it blocks tunneling through the left junction. There is no
current flowing through the island. By increasing the gate voltage Vg to
the point where the energy level of the island with n electrons and the
energy level of the left electrode align, as at location b, the starting point
for conduction is reached. Here, the n-th state on the island can be filled
from the left electrode (fig. 3.11-b right). The n-th state on the island can
then tunnel off the island through the right junction (fig. 3.11-b left). The
double junctions cycles between the two transports, with an electron being
shuttled from the left electrode through the island to the right electrode,
resulting in a current. Increasing the gate voltage Vg more as in c pushes
the energy level down (fig. 3.11-c), until the threshold where conduction is
about to stop as in d (fig. 3.11-d) is reached. Further increasing the gate
voltage Vg move the SET back into Coulomb blockade as in e, with no
current flowing (fig. 3.11-e).
The cases f through h (fig. 3.11-f through 3.11-h) have all zero bias
voltage Vb = 0 but different, increasing gate voltages Vg. Locations f and
g are both in Coulomb blockade, while location g is conducting, but be-
cause of zero bias voltage Vb, the tunneling may be in either direction, and
the net current is zero. The flattening in the I-V characteristic is the first
signature that a structure sees charging effects, and a good indicator that
Coulomb blockade is happening. The example of an SET with symmet-
rical junctions, i.e. identical Ri and Ci (simpler special case), is given in
fig. 3.12. It’s caption describes how the two I-V plots correspond each to
the data in a single vertical line of fig. 3.10.
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Figure 3.11: Selected processes in the stability plot. Dashed lines indicate
unoccupied levels on the island. Detailed explanation in the body of text.
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Vbias
Ids
−e/CΣ
e/CΣ
Vg = 0
Vg = e/2Cg
Figure 3.12: Ids−Vb characteristic for an SET with symmetrical junctions,
i.e. R1 = R2 and C1 = C2. When the gate voltage is Vg = 0, then the
current is blocked for |Vb| < e/CΣ. This I-V characteristic is periodic every
Vg = ne/Cg and corresponds in fig. 3.10 to traces passing along vertical lines
through the centers of the diamonds. When the gate voltage is Vg = e/2Cg,
then the current is flowing for any Vb. This I-V characteristic is periodic
every Vg = e/2Cg + ne/Cg and corresponds in fig. 3.10 to traces passing
along vertical lines through point g and following x-axis intersects.
3.4.6 Other tunneling processes
The orthodox theory (subsect. 3.4.4) makes a set of assumptions. The pro-
cesses coming into existence by removing those hypothesis are cotunneling,
i.e. more than one electron may tunnel at the time, and non-correlation,
i.e. an electron may enter through one junction and does not have to
immediately exit the island by tunneling through the other junction, but
may be part of a tunneling cycle containing several states. When one elec-
tron enters through one junction, and a different electron leaves the island
through the other junction, then this is co-tunneling of two electrons (term
describing the phenomenon), or macroscopic quantum tunneling of charge,
abbreviated q-mqt (term describing the elementary process)[70]; the terms
are used synonymously. In elastic cotunneling, the electron is transported
through a virtual charged state of the island, and temporarily violating the
energy conservation, and after tunneling the island is again in its initial
ground state. When the dot is left in an excited state, then this is called in-
elastic cotunneling, which requires a second tunnel process which initiates
at this excited state to bring the island back to the initial ground state.
Cotunneling is a high interest area[71], but in the case of the measurements
done with the structures fabricated during this thesis, such as fig. 6.12, no
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tunneling processes other than simple Coulomb blockade ones can be dis-
tinguished, mostly due to the noise in the measurement. When cooling to
lower temperatures to reduce the ”smearing out” of the charging effect due
to thermal activation, as in fig. 6.16, at 403mK, a magnetic field of 0.5T
was applied to suppress the superconductivity of Al (Tc = 1.18K), which
is known to suppress inelastic cotunneling processes[72], which makes that
they cannot be observed, again. Consequentially, higher order tunneling
processes were not further investigated.
3.5 Superconductivity
Superconductivity is the absence of electrical resistance and the exclusion
of interior magnetic field, and occurs in some materials at low tempera-
tures (considering only type I superconductors). A free electron in a nor-
mal conducting metal behaves as a quasiparticle. For electrical transport
this signifies that electrons may collide with the lattice, and this manifests
itself macroscopically as resistivity. The lattice itself oscillates due to the
thermal energy, propagating vibrations are phonons. At low temperatures,
a Cooper pair[73] is formed by electron-phonon interaction. While elec-
trons repel each other due to their identical charge, an electron attracts the
positive ions of the lattice. A moving electron deforms the crystal lattice
around it by this attractive force, and creates an area of greater positive
charge, which in its turn is attractive for other electrons. Two electrons
may get bound together and become a Cooper pair by this mechanism,
called electron-phonon interaction. Only electrons close to the Fermi level
may be paired into Cooper pairs. A bound Cooper pair in a superconduc-
tive metal has a lower energy compared to the Fermi level of the metal
in normal conductive state. The difference is called the superconductive
energy gap ∆. To break up a Cooper pair, an energy of 2∆ is needed,
and as long as the lattice cannot supply this energy, a Cooper pair moves
through the lattice without any resistance11. Superconductive electron
tunneling effects are an ideal experimental verification and illustration of
the phenomenonical description of the density of states dependence of the
energy gap predicted by the Bardeen-Cooper-Schrieffer (BCS) theory of
superconductivity[40].
11Subatomic particles fall into two classes, based on their statistical behavior. Those
particles to which the Pauli exclusion principle applies are called fermions and follow
Fermi-Dirac statistics; those that do not obey this principle are called bosons and follow
Bose-Einstein statistics. Free electrons are fermions, and Cooper pairs are bosons.
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3.5.1 Energy scales
In a superconducting SET the charging energy EC is no longer the only
energy scale important for transport, rather it is one in three, the two
other being the Josephson energy EJ , and the energy gap ∆, which
are discussed in the following one after the other.
The Josephson energy is related through EJ = h¯Ic/2e to the junction’s
(dc Josephson effect) critical current Ic, the maximum current of the zero
voltage supercurrent Is = Ic sin ∆φ, where ∆φ is the phase difference of
the Cooper pair wave-function between the electrodes. The Ambegaokar-
Baratoff formula for superconducting tunnel junctions[74, 75] allows to
estimate the critical current Ic with IcRn = (pi∆/2e) tanh(∆/2kT )[76]
where Rn is the normal state resistance. For T = 0 it reduces to IcRn =
pi∆Al/2e, where ∆Al is the energy gap of Aluminum, and combines to the
Josephson energy estimation formula of
EJ = h¯/2e · pi∆Al/2eRn = h∆Al/8e2Rn. (3.5.1)
For large area junctions, i.e. much larger than thousands of nm2, the
Josephson energy exceeds the charging energy, EJ  EC , and transport
is dominated by the supercurrent, the double junction is in the Josephson
regime. For small junctions12, the situation is reversed, EJ  EC , the
supercurrent is suppressed, and the tunneling of single electrons is limited
by charging effects, i.e. sequential tunneling of quasiparticles, a behavior
identical in phenomena to the normal or non-superconductive SET.
The energy gap ∆ was introduced above with the Cooper pairs. At the
critical temperature, where the onset for superconductivity is, it opens up
around the Fermi energy level, then widens to be fully open at T = 0K.
Energy diagrams are the tool of bandgap engineering. Junctions involving
normal and superconductors can be equally intuitively understood with
density of state diagrams, however, the information is for the junction
interface, and not valid for the junction depth as it is with a semiconductor
model.
When the temperature is T > 0, then thermally excited phonons with
energy comparable to twice the energy gap ∆ can unbind the bound elec-
trons of a Cooper pair into two normal electrons (scattering and destroying
the pair). One of the two freshly unbound electrons goes above the gap
as quasiparticle, the other one remains energetically below the gap, where
it continues to be part of the superconducting state, and very rapidly is
12Letter and review titles use the terms small tunnel junction[45] and ultra small
tunnel junction[77] to indicate junction size as distinguishing feature of their work.
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Figure 3.13: Density of state diagram, Cooper pair and quasiparticle.
bound and again unbound to other electrons. In a density of states dia-
gram, as in fig. 3.13, the electrons in states above the energy gap of height
2∆, are referred to as normal electrons or quasiparticles.
In the states below the energy gap, the electrons are paired, and re-
ferred to as Cooper pairs or as superconducting electrons. This means
that for conduction processes involving quasiparticles, only top electrons
above the gap are available. As soon as ”normal” states on the other
side of the tunnel barrier become available, also the Cooper paired super-
conducting electrons contribute to the tunneling current. To break up a
Cooper pair, an energy 2∆ is needed, and in the density of state diagram,
this is represented by the energy gap extending on either side of the Fermi
Energy. The energy gap depends on the temperature with ∆(T )/∆(0) ≈
1.74(1 − T/Tc)1/2 [76], and the approximation ∆(0) = 1.76kBTc can be
used.
3.5.2 Superconductive transport
In a superconductor, electron transport is no longer exclusively done by
quasiparticles, but also by Cooper pairs. To understand transport in a
superconductive SET, first quasiparticles transport is discussed, because
of the analogy with transport in a normal conductive SET. Then transport
implicating also Cooper pairs is discussed.
3.5.2.1 Superconductive tunneling characteristic
In fig. 3.14, three types of junctions, namely normal–insulator–normal
(NIN), normal–insulator–superconductor (NIS) and superconductor–insu-
lator–superconductor junctions (SIS), are considered. On the left hand
side, for all three cases, first the tunneling current through the junction is
plotted against the bias voltage at T = 0. As temperature raises, normal
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Figure 3.14: Tunnel junction I-eV plot, with density of state diagrams.
The currents in the I-eV plot are labeled ININ for a normal-insulator-
normal junction (NIN), INIS for a normal-insulator-superconductor junc-
tion (NIS), and ISIS for a superconductor-insulator-superconductor junc-
tion (SIS). The dotted line indicates INIS for T > 0, and the dashed line
indicates ISIS for T > 0. Dots labeled a, b and c in the I-eV plot are ex-
amined in density of state diagrams, each of them shortly after the onsets
of conduction, which are at Vb > 0 for (NIN), at Vb > ∆/e for (NIS) and
at Vb > 2∆/e for (SIS). Below those bias voltages, no tunneling occurs,
because there is either no bias (NIN) or because the energy gap impedes the
tunneling (NIS & SIS). NB: Charging effects neglected, which is only correct
for large junctions, i.e. EJ  EC .
states can be excited and contribute to the tunneling current for SIS tun-
neling in the same way as in NIS tunneling. This is shown as dashed and
dotted lines. On the right side, the density of state diagrams are given,
for all three cases shortly before a further reducing of the bias voltage
Vb would render the electron tunneling impossible. Those limits are at
Vb = 0 for NIN, at Vb = ∆/e for NIS and at Vb = 2∆/e for SIS. Below
those threshold voltages, there is not absence of tunneling, but tunneling
is not exclusively based on quasiparticles, and it is orders of magnitude
lower than quasiparticle tunneling.
3.5.2.2 Superconductive quasiparticle transport
To have electrons tunnel, and to move away from the zero bias current, the
junction must be voltage biased. The device fabricated during this thesis
is a SISIS-SET, and therefore the junction type of most interest here is the
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Figure 3.15: Stability diagram superconductive SSET. The areas in gray
tone are in Coulomb blockade. Diagram cropped to Vg ranging from −e/Cg
to 3e/Cg, a) Coulomb blockade for normal conducting SET. b) Coulomb
blockade for superconducting SET, the conduction threshold is offset by
4∆/e.
SIS junction, where due to the energy gap that opens around the Fermi
energy level when superconductive, the bias needs to be at least 2∆/e to
make tunneling through the insulator possible. The change in energy is
2∆, because there are no quasiparticle states possible inside of the energy
gap.
For two junctions in series, such as it is the case in an SET, this adds
up to a necessary bias voltage of 4∆/e. The direct consequence is that
to have any electrons available for charging effects, the energy 4∆ must
be supplied, before even single charge effects can start to happen. This
results in the Coulomb blockade limit being increased by 4∆/e on either
side of the voltage bias Vb axis, as shown in fig. 3.15. The bias must offset
first the superconducting energy gaps of the two superconductive (SIS)
junctions, and the charging energy caused by the island charge, which can
be modulated by the gate voltage. The bias of Vb > 4∆/e only allows for
Cooper pairs to be broken up and to tunnel as quasiparticle through one
of the junctions. Other than that offset, the single electron tunneling has
the same behavior as a normal conductor.
Taking the bias voltage current onset inequalities from equations (3.4.8)
and (3.4.9), and adding an offset corresponding for the bias of Vb > 4∆/e,
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the following inequalities are obtained:
Vb1s > 4∆/e± (−q0 − e(n± 12)− CgVg)/(C2 + Cg) (3.5.2)
Vb2s > 4∆/e± (+q0 − e(n± 12)− CgVg)/C1. (3.5.3)
Considering junction 2, and starting with no background charge q0, an
empty (n = 0) island, and a gate voltage Vg = e/2Cg, one finds the
Vb = 4∆/e offset, while for a gate voltage of Vg = 0, the condition for the
bias Vb = 4∆/e+ e/2C1 is found. e/2C1 is the y-intersect of the junction
2 line, and when the SET is symmetric, then this reduces to e/CΣ.
Above formulation is equivalent to the more general formulation for the
threshold value for sequential tunneling in a (symmetric) superconducting
SET given in ref. [78], where the sequential tunneling of quasiparticles
conduction threshold is the smallest value of
Vseq =
4∆
e
+
4Ec
e
(
1
2
+ n± Q0
e
), (3.5.4)
where the island polarization charge Q0 = Cg(Vg − Vb) can be chosen by
the gate voltage Vg.
In an attempt to graphically illustrate quasiparticle transport in a SISIS
structure when limited by the Coulomb blockade, the diagram of states was
drawn in fig. 3.16. This warning is included: only quasiparticle tunneling
is considered, the Cooper pair contribution to transport is neglected. The
diagram shows that a small divergence from the shown situation will cut off
electron tunneling, because the graphic is just at the onset of conduction,
when for each junction the 2∆/e bias is applied. By its nature, this only
shows conducting beyond the 4∆ energy threshold of Coulomb blockade.
The illustrating graphics for the case where the bias is further increased,
up to almost the 4∆/e+ 2Ec/e limit, is given in fig. 3.17, although is does
no longer satisfyingly cut off all quasiparticles transport.
3.5.2.3 Josephson quasiparticle cycle and Singularity matching
As long as the bias voltage remains below the threshold voltage formu-
lated for sequential tunneling in eq. (3.5.4), the superconductive SET is in
Coulomb blockade, the sequential tunneling of quasiparticles is suppressed
by the combination of the Coulomb blockade and the superconducting
energy gap impeding the tunneling. But unlike as it is the case in the
normal conductive state, there is still current flowing, although at a lower
magnitude, and because of different transport types.
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Figure 3.16: SISIS 4∆ single electron tunneling density of states. The
affiliation of each DOS diagram is indicated in the top. The island zone
features three DOS diagrams, because the number of electrons on the island
changes the energy offset to the left electrode.
On the island state occupied with n − 1 electrons (right), the thermally
excited quasiparticles above the energy gap cannot tunnel off the island to the
drain electrode, because energetically unfavorable. On the source electrode,
the thermally excited quasiparticles above the energy gap cannot tunnel to
the unoccupied island state with n+1 electrons (meaning that the island has
n electrons) because it would be energetically unfavorable.
On the occupied island state with n electrons (center), the thermally excited
quasiparticles above the energy gap can tunnel off the island to the drain
electrode, indicated by (1), because the sufficient bias 2∆/e is applied to
tunnel through the barrier. On the source electrode, the thermally excited
quasiparticles above the energy gap can tunnel to the unoccupied island state
with n electrons (meaning that the island has n− 1 electrons) indicated by
(2), because the sufficient bias 2∆/e is applied to tunnel through the barrier.
Starting with an occupied island state n, first (1) then (2) can happen,
which leads to a cycle with current, where quasiparticles flow from source to
drain. N.B.: Electron trajectories are arched for visibility, and do not imply
temporary energy gain during tunneling. N.B.: Only quasiparticle tunneling
is considered, the Cooper pair contribution to transport is ignored.
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Figure 3.17: SISIS 4∆+2EC−ε single electron tunneling density of states.
Similar situation as fig. 3.16, but with higher bias across source drain, but
just ε below onset of conduction for any gate voltage. This makes that the
n−1 island cannot empty to drain, and n+1 island cannot fill from source.
But the n island can emptied through drain (process 1), then filled through
source (process 2), which establishes a cycle. If voltage is increased by ε,
then all island state can contribute to conduction.
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Two other threshold voltages are cited along with above sequential tun-
neling of quasiparticles [from [78] and [79, 80]]: The singularity matching
(SM) peak predicted by Korotkov[81], where the density of state diagrams
of one junction are aligned and thermally excited quasiparticles of empty
states both above and below the energy gap may tunnel into the above
and below states in the island, respectively. The bias voltage threshold is
expected at
VSM =
4Ec
e
(
1
2
+ n± Q0
e
)
and most pronounced between 2∆ < V < 2∆ + e/CΣ[81]. The Josephson
quasiparticle (JQP) process first described by Fulton et al.[82] has first a
Cooper pair tunnel through one junction either on or off the island, then
two quasiparticles tunneling separately through the other junction off or
on the island, with a threshold voltage of
VJQP =
4Ec
e
(n± Q0
e
),
and a condition of being efficient between 2∆ + e/2CΣ < VJQP < 2∆ +
3e/2CΣ. Quasiparticle tunneling is blocked for both SM and JQP situ-
ations. But since the transport mechanism is not due to quasiparticles
tunneling but based on Cooper pairs, there is a current. After tunneling
onto the island, a Cooper pair may split up, and the electrons are in a
state on the island, where it is energetically favorable for the quasiparticle
to tunnel off the island. For zero bias tunneling, and for SM, the fig. 3.18
graphically explains the functioning through density of state diagrams.
Interestingly, there are currents observed at bias voltages below the
Coulomb blockade, therefore not due to single electron tunneling effects,
but due to other transport mechanisms.
In an SET of type superconductor-insulator-superconductor-insulator-
superconductor (SISIS), pure Cooper pair tunneling (dc Josephson effect)
near and at zero bias voltage is possible, a supercurrent [76] of Cooper
pairs may flow coherently through the SET.
Furtherleading discussion of transport in SISIS type SET are done in
papers by following authors: Fulton[82], Maassen van den Brink[83, 84],
Hergenrother[85], Haviland[86], Nakamura[79, 80], Korotkov[81], Siewert[87,
88], Fitzgerald[89], Hadley[69], Manninen[78], Hadley[69], and their lecture
is recommended.
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Figure 3.18: SISIS zero bias CP, singularity matching (SM) density of
states.
a) Cooper pair zero bias tunneling by Josephson dc effect (CP) The states
below the energy gap of the island are aligned with the states below the energy
gap of both electrodes. i.e. their Fermi levels are aligned, there is no bias
applied.
b) The states below the energy gap of the island are aligned with the states
below the energy gap on the left electrode, i.e. their Fermi levels are aligned.
Quasiparticles may tunnel on and off the island through the right electrode.
Quasiparticles may tunnel off the island on to right electrode. The continu-
ous removal through the right junction will result in a current. (Also called
quasiparticle extraction in the case of non-equal gap superconductors[76].)
N.B.: Electron trajectories are arched for visibility, and do not imply tem-
porary energy gain during tunneling.
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3.5.3 Even-odd number parity effect with supercon-
ducting island
When the charging energy is plotted against the island charge it yields
fig. 3.3. When the charge induced by the gate polarization Qg = CGVG
is written as explicit term, then the the charging energy Ec = Q2/2CΣ =
(ne + Qg)2/2CΣ e-periodic with Qg, defining a family of overlapping
parabola with e-periodicity. Every number of electrons on the island per-
mit tunneling, when the charging energy is attained. However, if the
system is superconductive, then single-e tunneling events (n−→n±1) are
rare, and only 2e (Cooper pair) tunneling events (n−→ n±2) occur[90].
If the number of electrons on the island is even, then the tunneling pro-
cess happens, but if the number of electrons on the island is uneven, then
a quasi-particle, a single electron, must be found, which is only possible
above the energy gap ∆[76]. This is equivalent to raising the parabolas at
the locations of uneven island occupation to a higher level, which results
that the current is no longer e-periodic but 2e-periodic with the gate volt-
age. This will not be seen in our experiments, because the temperatures
reached are not low enough.
3.6 Summary
This chapter introduced the charging effects that the device should exhibit
in order to be used as a charge detector, and what the conditions are to be
able to observe Coulomb blockade (CB). Initially, this chapter was slated
to cover transport aspects based on the charging effects of an SET in and
out of Coulomb blockade. But when the structure was cooled down below
the critical temperature for superconductivity, the interesting transport
phenomena that were observed called for an explanation of charging effects
that included the superconductive context, too, to be able to understand
and interpret the results.
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Chapter 4
Single electron transistor
fabrication strategies
In the preceding chapter, single charge effects and single electron transistor
theory were explored. This chapter aims to show a cross section through
fabrication strategies and techniques that various groups have developed
and pursued to obtain functional SETs. The strategies are discussed fol-
lowing a rough classification by the medium wherein the electrons trans-
port happens, i.e. first metallic ones, then semiconductor ones. Then the
state of the art of scanning SETs is reviewed.
4.1 Metallic
The first successfully fabricated SETs were metallic, evaporated with a
technique using two distinct evaporations. Two publications which were
important for developing this technique one by Niemeyer, one by Dolan,
are reviewed. Then the structuring of metal by local anodic oxidation
(LAO), in contrast to its evaporation, is reviewed. Two further, uncom-
mon techniques are discussed, illustrating that the introduction of new
processing steps such as chemical mechanical polishing (CMP) can be an
opportunity to fabricate new types of SET devices.
4.1.1 Dual angle shadow evaporation
A very widespread and popular SET fabrication method is the Niemeyer-
Dolan technique, also called suspended bridge dual angle shadow evapora-
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Figure 4.1: Original Niemeyer technique, for clarity shown with fiber re-
moved after each evaporation step (according to fig. 1 in ref. [91]).
tion. The first steps for this technique were pioneered by Niemeyer[91],
who aimed for ”allowing for the fabrication of SNS-type (superconductor
– normal metal – superconductor) and SIS-type (superconductor – insula-
tor – superconductor) Josephson junctions with areas ranging from smaller
than 1µm2 up to 500µm2”. A glass fiber is laid across a groove in a sub-
strate (fig. 4.1 left). The shadow that the fiber casts during the evaporation
divides the substrate surface into two electrically unconnected evaporant
coated halves (fig. 4.1 center left). If the evaporation is inclined away
from the normal, rotated by a certain angle around an imaginary axis
through the fiber, then the shadow of the fiber in the groove will be off-
set with respect to the evaporant shadow on the substrate surface. The
offset will be away from the evaporant source with regards to the fiber,
extending some distance into the groove underneath the normal projection
of the glass fiber. A second evaporation, inclined in the opposite direction
results in an extension underneath the fiber, too, overlapping and con-
tacting the previous evaporation only in that area (fig. 4.1 center right).
A third evaporation, at a slightly steeper inclination than the second to
avoid any spillover that would establish electrical contact between first and
third evaporation (fig. 4.1 right), completes the formation of a junction of
type ”first evaporant – second evaporant – third evaporant” such as an
SNS junction. The groove width defines the junction width, while the in-
clinations of the evaporations and the fiber diameter define the junction
length.
With the Niemeyer technique only, it would be difficult to realize an
SET. This is so because it is difficult to obtain multiple, sequential junc-
tions when their definition is done by the manual placement of a fiber on
a groove. Furthermore, there is no simple way to get a small island other
than by two neighboring fibers spaced by a short distance. This is why
later, when the theory of single charging effects proposed the SET device,
nobody tried to realize one using this technique.
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Figure 4.2: An inclined evaporation yields narrower structures than by the
employed mask is wide. a) An evaporation inclined by an angle θ through a
mask pattern opening of width w0 yields a narrower width of the evaporated
pattern of w = w0−h2 tan θ. b) A suspended bridge of width w0 yields a nar-
rower spacing between two lines of w = w0−h2(tan θ1 + tan θ2). c) Beyond
a critical angle θc = atg(w0/h2), no evaporant gets past the mask. A line of
w0 width will be patterned as a line if parallel to the evaporation direction,
and not pattern at all if at 90◦. This can be exploited to create junctions
between lines patterned in two distinct evaporation steps (according to fig. 1
in ref. [92]).
The technique was further developed with Dolan[92] not using ”sus-
pended glass fibers” but ”suspended resist”: ”... a procedure recently
developed for ’lift-off’ processing of thin-film circuits allows for the sus-
pension of reasonably large segments of a resist mask a known distance
from a substrate ... and provides a simple means of making small-area
Josephson junctions and varying-thickness superconducting bridges”. An
opening in the suspended resist mask has a certain thickness, and if the
evaporation happens at an angle greater than the critical angle θc — where
the upper edge of the nearer side of the mask opening projects to the lower
edge of the farther side of the mask opening — then there is no line of
sight between evaporant source and substrate, and the evaporation is in-
hibited by the mask edges’ self-obturation. Fig. 4.2 a) shows how the angle
θ controls the width w of a line through a mask opening w0 wide, fig. 4.2
b) shows how the two angles θ1 and θ2 control the line separation w for
a suspended mask w0 wide. and fig. 4.2 c) shows how an overlap is cre-
ated using two distinct evaporations, both beyond the critical angle. The
importance of this publication is that patterning of the suspended masks
is done by electron beam lithography, and not by fiber placement as with
the Niemeyer technique. This allows for almost any shape, anywhere.
The theoretical prediction of Coulomb Blockade of Single-Electron Tun-
neling, and Coherent Oscillations in Small Tunnel Junctions in 1986 by
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Figure 4.3: Illustration of the Niemeyer-Dolan technique. The first evapo-
ration step (left) is followed by an in-situ oxidation step, then by the second
evaporation step (right).
Averin and Likharev[45] was first experimentally verified in 1987 by Fulton
and Dolan[93], using the technique, which nowadays is commonly called
Niemeyer-Dolan technique, as shown in fig. 4.3. The technique has draw-
backs due to the resist employed (if resist is employed). During the metal
evaporation step, the resists heats up and outgasses, causing contamina-
tion of the film, which is bad for the quality of the evaporant film, and bad
for the adherence of the second evaporant. But conceptually speaking, this
technique is simple, smart and appealing. The key to SET fabrication is
that the technique allows for the formation of tunnel barriers between two
evaporations. The barriers can be formed without breaking the vacuum
by an in situ oxidation step. The end result of an example using Al and
its oxide as tunnel barrier is shown in fig. 4.4.
4.1.2 Local anodic oxidation
Instead of evaporating the metallic conductors through an electron beam
lithography defined masks, scanning probe microscopy can be used as a
tool to define per local anodic oxidation devices in a thin metal film.
A conductive tip that is negatively biased above a certain threshold
voltage in humid air and that is moved in close proximity to or in contact
across a thin metal film locally oxidizes the substrate[94]. The effect is
mediated by the humidity in the air that is spontaneously adsorbed to
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Figure 4.4: Result of the steps evaporation, oxidation, evaporation: the
created in the center the sequence Al–Al2O3–Al–Al2O3–Al defining the
sought after source–junction–island–junction–source structure. The two un-
connected electrode duplicates on the left, and the single unconnected island
duplicate on the right are not used, they are ”supernumerary”.
the substrate and tip to form a water film. A common explanation for
this phenomenon is that at the moment the voltage biased tip reaches the
water film on the metal film, an electrical current is established from the
tip through the water through the oxidized metal region (native or built
up) to the thin metal film. The water is hydrolyzed. The hydroxyl ions
move through the already formed oxidized metal film towards the thin
metal to react there. They move because of the applied electrical field,
which is defined by the voltage bias applied to the tip. After a certain
time, there is a buildup of space charge in the formed oxide because of
the H+ ions formed during the oxidation of the metal, which can lead to
the OH− ions being intercepted to form H2O before they can reach the
oxide-metal interface. This limits the oxidation reaction. The negative
charge carriers move to the positive electrode and this gives the process
the name LAO.
The first device that was constructed using AFM-induced LAO was
a metal-oxide-metal junction[95], fabricated by interrupting a narrow Ti
conductor. The current-voltage characteristic showed Coulomb blockade,
a signature of single electron effects.
The first SET defined by STM-induced LAO was patterned into a Ti
film, and was operable up to room temperature[49].
The LAO technique can be applied to any type of device that can be
defined by patterning a thin film.
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4.1.3 Chemical mechanical polishing of Ti filled trench
A trench is fabricated in an insulating substrate. A Ti line is patterned
across it, thicker than the trench is deep. The line is controlledly oxi-
dized, this oxide will be the tunnel barrier. The entire area is covered
with another Ti layer. Using CMP, the wafer is ground down until the
initial substrate appears. The only place where Ti remains is inside the
trench[96]. The first evaporation that crossed it forms the island. On ei-
ther side in direction of the trench, there are the remains of the oxidation
step, and they form the tunnel barriers. They are followed by Ti layer of
the second evaporation which form the source and drain electrodes. The
device characterization showed Coulomb blockade up to 433K.
4.1.4 Step junction, step edge cut-off
A groove with an undercut sidewall profile is fabricated in an insulating
substrate. A thin metallic nanowire is patterned across it, thinner than the
groove is deep. At the sharp edges of the groove, the wire is discontinuous,
and the open gaps on either side of the groove act as tunnel junctions. The
combination of groove depth and wire thickness determines the tunnel gap.
In ref. [97], using this method, Coulomb blockade could be observed in an
SET structure up to 77K.
In a similar strategy, called step edge cut-off (SECO), evaporating
metal on a step of previously evaporated barrier material resulted in an
interruption of the metal strip at the edge of the step. The fabrication
by evaporation of a step with a height in the range of 10nm creates the
gap used as the tunneling barrier. Defining the gap interruption of the
metal stripes is much less effort compared to the fabrication of a tunnel
junction defined by overlaps of two evaporation using masks defined by
electron beam lithography with linewidths in the range of 50nm. As evap-
orant Cr/Cr2O3 was chosen, which because of its low tunnel barrier height
allowed to use a larger electrode separation, and a step of 10nm. Coulomb
blockade could be observed at 10K[98], and an SET signature could be
measured[99].
4.2 Semiconductor
To observe electron transport in semiconductors, either bandgap engineer-
ing can create a layer of free electrons (2DEG), which then can be shaped
by local selective depletion into an SET, or a heavily doped semiconduc-
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tor can be physically microfabricated into a nanowire exhibiting quantum
effects.
4.2.1 Shaped two dimensional electron gas
The surface of a semiconductor heterostructure (2DEG), is covered with
a thin Ti layer. Using AFM-induced LAO, gate and channel structures
are fabricated in the Ti layer. By applying potentials to the shaping elec-
trodes, the 2DEG underneath them is depleted, and the remaining, unde-
pleted channel regions form a semiconductor quantum point contact[100]
adequate for transport experiments.
It is possible to directly pattern the capping layer of a AlGaAs/GaAs
semiconductor heterostructure by AFM-induced LAO. This forms the
same type of in-plane gates and nanostructures as above experiments by
locally depleting the 2DEG[101], although not temporarily but perma-
nently.
The two examples show how versatile shaping of 2DEG by AFM-
induced LAO can be.
4.2.2 Microfabricated MOSFET and nanowires
Silicon based devices dominate microelectronics. An SET can potentially
be smaller than a metal-oxide-semiconductor field-effect transistor (MOS-
FET), which if used as a memory cell allows for denser integration. Cre-
ating a fabrication technique for an SET that can be integrated into an
existing complementary metal-oxide-semiconductor (CMOS) process flow,
or that can be seamlessly added to it, is a very interesting perspective.
Which is why there is a lot of effort in this field. Two publications dis-
cussing modified MOSFET structures are reviewed, then two using doping
modulation, then three using geometric constrictions.
4.2.3 Modified MOSFET, gate modulation
In a MOSFET, the gate creates an inversion layer which forms the con-
duction channel. In a modified MOSFET approach, an additional gate is
introduced, which via local, additional modulation of the inversion layer
forms the tunnel barriers.
On top of the gate of a Si metal-oxide-semiconductor field-effect tran-
sistor a second gate electrode is patterned[102]. It is electrically isolated
from the lower gate, and composed of lines and spaces forming seven cross-
bars across the lower gate. A one-dimensional inversion layer channel is
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formed by applying a potential to the lower gate. By gradually increasing
the potential on the upper gate, the inversion layer channel is gradually
transformed into a quantum wire with coupled quantum dots. The signa-
ture of Coulomb blockade was observed in the source drain current.
Fabricated with a standard MOSFET technology, a Si nanowire forms
the channel of the structure[103]. The upper gate creates an inversion
layer along the entire nanowire. Three small isolated lower gates between
channel oxide and an upper gate are used as tunable barriers to cut the
channel into multiple zones, such as a long island, two islands, or a short
island. The tunable gate-induced electrostatic barriers allow to control
Coulomb blockade in the silicon nanowire.
4.2.4 Doping modulation
The doping based approach uses the modulation of doping to form tunnel
barriers.
Two silicon nitride spacers are deposited on each side of the gate of a
gated nanowire. Then the whole sample is heavily doped. The nanowire
is protected underneath silicon nitride spacers and gate. This creates a
modulation of doping along the nanowire channel, which, if carefully cho-
sen, creates tunnel barriers[104]. The island can be put in inversion by the
gate potential. The gated nanowire is transformed into an SET.
Using ion implantation, phosphorus doped (Si:P) conductive zones
are created within silicon to form island and reservoirs of single electron
devices[105]. This approach is limited to cryogenic temperatures due to
the small ionization energy of the phosphorus donors.
4.2.5 Geometry based
If the tunnel barriers are obtained by reducing the number of transmission
channels in a conductor by geometrically constricting it, then this is typ-
ically done with some or all of the following steps. An electron beam or
photolithographical pattern transfer step is done, then an etching or oxi-
dation step reduces the geometries and dimension of the pattern to attain
dimensions where mesoscopic phenomena appear.
Silicon nanowires can be fabricated taking advantage of the anisotropy
of potassium hydroxide (KOH) etching[106].
Using electron beam lithography, a silicon wire is patterned in a SOI
wafer. Where the island of the final device will be, the covering mask
is connected through narrower connection to the devices leads. With an
anisotropic KOH etching step, all but the mask protected wire is removed.
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At the narrower connection, the underetch further reduces the section of
the connection between island and electrodes. A final, time controlled
oxidation step reduces the channel dimensions, creating the tunnel barrier
by reducing the available transmission channels. The substrate is used as
backgate[107].
A SET was fabricated on silicon on insulator (SOI)[108, 109], Using
electron beam lithography and liftoff, a Cr mask is defined, which then is
used for a pattern transfer in an anisotropic dry etching step. Subsequent
thermal oxidation reduces the dimensions of the device further, leaving a
small island connected through two silicon tunnel barriers to the electrodes.
Clear Coulomb blockade could be observed at 4.2K.
4.3 State of the art
4.3.1 State of the art SSET at beginning of thesis
Some possible strategies to fabricate an SET have been presented in the
preceding sections. Given that an SET is a device very sensitive to charges,
how can it be brought close enough to a device to be able to measure it?
A straightforward solution is to pattern an SET directly on top of the
device of interest, such as the transport channel [2, 110] to be investigated,
where an SET was patterned on top of a Hall bar defined in a 2DEG.
In 1997, M.J. Yoo et al. reported in Science [111, 112]: ”A single-
electron transistor fabricated at the end of a sharp glass tip, is scanned
in close proximity across the sample surface. Images of the surface elec-
tric fields of a GaAs/AlxGa1−xAs heterostructure sample show individ-
ual photo-ionized charge sites and fluctuations in the dopant and surface-
charge distribution on a length scale of 100 nanometers”.
The classical approach for SET fabrication is shadow evaporation on
a flat substrate using electron beam lithography, but a flat substrate is
difficult to bring within nanometers of a surface to be scanned.
Yoo’s elegant approach is to sidestep the problem by forming an SET on
a glass fiber with a three angle Al evaporation, an elegant exercise in self-
shadowing evaporation, see fig. 4.5 where a) shows the tapered fiber side
and front view. The first Al evaporation b) covers half a side of the fiber,
but the nominal evaporation thickness is only obtained perpendicular to
the evaporation source, on the sides of the fiber, the thickness is evanescent.
If the fiber is now taken out of the evaporator, then immediately a native Al
oxide forms. On the sides, where the Al is thin, the film completely oxidizes
through, forming an electrically insulating Al2O3 layer. On the top, where
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Figure 4.5: Yoo et al’s SET on tapered fiber, three angle evaporation
the Al film is thicker, the native oxide is only on the surface, with the
rest of the film electrically conductive. What would remain of conductive
Al is shown schematically in c). The second evaporation step d) and
what would remain after native oxide formation e) is analogous to b) and
c). Up to here, two evaporations b) and d) were done. Now, a controlled
deliberate oxidation of the Al forms the Al2O3 tunnel junctions. The island
is evaporated from the front side of the fiber in f). The evaporant forms
the island, but also spills over to the body of the fiber. This is no problem,
because it arrives on thin tunnel oxide formed in the previous step, and it
arrives at a very steep angle close to the parallel of the surface, giving a
very thin film. Then the fiber is taken out of the evaporator. This time the
native oxide is really formed, just as anticipated in steps c), e) and g). The
final structure is an SET (with no gate electrode). This is not a Niemeyer-
Dolan technique as on p.58, but a three angle self masking evaporation.
Their fabrication technique does not allow for batch processing, the probe
is not a standard AFM formfactor, etc., but the important fact is that
they succeeded to make a SSET and to gather nice data. This paper was
one of the inspirations for this thesis’ objective, implementing an SET on
an AFM probe.
4.3.2 State of the art SSET today
Attempts by other groups to implement an SET on an AFM had been
unfruitful at the beginning of this thesis (2002). But as progressively was
learned, several other groups were working towards that same scanning
single electron transistor (SSET) goal.
In his thesis of 2000, Canali[113] notes: ”Although we could fabricate
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an SET at the end of a sharp cantilever, ... the device was not working
properly because the source and drain junctions were blown up probably by
the dry etching step”.
In 2003, Steinman et al [114] report that they work on a SSET AFM
probe, and use ICP RIE dry release etch to form free-standing silicon
AFM cantilevers. ”At present, no junctions that have exhibited suitable
tunneling characteristics have been measured on released cantilevers”.
SET are used as charge detectors because they are extremely charge
sensitive, and the two reports were a confirmation that any fabrication
process had to be designed very aware of this fact. See also the later
discussion on the antenna effect on p.148.
There must be other groups who have been or still are working on an
SSET AFM but decided not to report yet non-functional implementations.
In 2004, Brenni et al stated their intentions in an introduction to their
article[115]: ”While thermal noise is reduced at cryogenic temperatures for
an advantage in reaching the quantum limit, there are many experiments
that would gain in feasibility by using higher operating temperatures. An
example of such a project is the scanning-SET microscope, which would be
difficult to place in a mK temperature cryostat”.
It is not a coincidence that the first successful SSET on AFM was
reported by the same group in 2006 by Brennig et al [116]: ”We report
fabrication as well as proof-of-concept experiments of a noninvasive sensor
of weak nanoscale electric fields. The sensor is a single electron transistor
(SET) placed at the tip of a noncontact atomic force microscope (AFM)”.
4.4 Summary
An overview over existing single electron transistor fabrication strategies
and techniques was given in this chapter. There is not one strategy which
is best, every single one depends on the available fabrication technology,
on the desired target application, and on the ability to dream up new
solutions. In the next chapter, we present the fabrication process for an
SSET that was developed during this thesis.
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Chapter 5
Experiments
In this chapter, the fabrication of a scanning single electron transistor
(SSET) is discussed. First, a seemingly out of place overview on microma-
chining techniques pertinent to the subsequent fabrication steps is given.
Then, the development of the fabrication process for an SET on a flat
substrate is presented. Then, to understand why what choices were made,
the planned operating environment of the probe is explained, with its di-
rectly deriving set of SSET design constraints. Some existing atomic force
microscope (AFM) functionalizations with their strategies are presented.
Then, Pandora’s toolbox is opened and the steps to fabricate an SSET on
an AFM are shown.
5.1 Microfabrication techniques
Microfabrication techniques relevant to this thesis are briefly explained and
illustrated in the following, but for an in-depth overview of the field please
consult reference books, currently[117, 118, 119, 120] are counted among
them. Before transferring a pattern, it must first be established. Two
patterning techniques are discussed, and then various transfer techniques.
5.1.1 Lithography
The word lithography1 stood for the printing technique developed by Alois
Senefelder in 1796, based on the repulsion of oil and water, and important
1The word lithography is coined from the greek word λιθoς (lithos) ”stone”, and
γραϕιν (graphein) ”to draw”.
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in the historical context because it introduces chemistry into printing, as
opposed to Johannes Gutenberg’s printing press of 1436, which was based
on a purely mechanical principle (but nevertheless groundbreaking because
it made document reproduction possible without a room full of monks).
It involves a pattern drawn with a hydrophobic medium such as a grease
crayon on a hydrophilic support such as limestone, an acid etching step
to render the non-patterned area of the stone hydrophilic, removal of the
hydrophobic pattern, wetting of the surface, applying of a hydrophobic
ink. Since the water is attracted to the hydrophilic etched areas, the
hydrophobic ink is repelled to the areas where originally the pattern was
drawn. The ink is transferred in a press to paper, hence the name pattern
transfer. Lithography is nowadays synonymously used for any pattern
transfer technique.
5.1.2 Photolithography
Photography, uses ”light”2 to draw, in place of the ”stone” in the previous
technique. It is the next important step towards photolithography. Silver
halide crystals in gelatin based film emulsions are used. The compounds
are light sensitive, and under photon exposure change back to metallic
silver, and store a spatial image of the photon intensity. The silver halide
grains which contain silver ”freed” from the halide by photon interaction
are faster developed by an oxidizing agent than the unexposed grains,
which implies that the reaction has to be time controlled, otherwise every-
thing is developed to black. The fixing process removes the unexposed
and undeveloped silver halide from the emulsion. The result is called a
negative because the highest light intensity results in the darkest areas,
which is the inverse of our perception, where high intensity is bright. One
more step — image reversal (and incidentally enlargement) — is needed
to obtain a photograph, the desired positive black and white image.
Photography is optimized to provide shades of transparency, but mi-
crofabrication needs binary masking capability, to selectively mask or un-
mask substrates for additive of subtractive process steps. Photolithogra-
phy masks use photosensitive organic materials, called photoresists. As
one further digression please take note that the name is no longer created
by switching out the stone of lithography, but by prefixing it by ”photo”,
which shows the acceptance of the term as generic for pattern transfer.
Photoresists come in two forms, positive and negative resists. A posi-
tive resist’s solubility in a developer increases with exposure to light, while
2From Greek φως (phos), light.
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for a negative one it decreases.
In positive photoresists common in microfabrication, a small amount
of diazonaphthoquinone (DNQ) is dissolved in novolak resin, a low molec-
ular weight pheno-formaldehyde condensation polymer[121, 122]. When
exposed to light, the DNQ changes and produces a carboxylic acid group,
which increases the solubility in a base (developer) of the exposed resist
areas by orders of magnitude compared to the unexposed resin. Negative
photoresists rely on free-radical-initiated photocross-linking or photopoly-
merization[123], which decreases their solubility compared to the unex-
posed areas. Resists are actively researched and developed, and new so-
lutions are introduced into micromachining, such as chemically amplified
negative resist, or high aspect ratio negative resist such as SU-8[124].
The wavelengths of the light sources used in photolithography are his-
torically linked the to spectrum of Hg gas discharge lamps, filtered for
certain peaks in the ultraviolet (UV) range, i.e. G-line (436 nm), H-line
(405 nm), I-line (365 nm). The minimal feature size W in optical projection
lithography is given by the Rayleigh diffraction limit W = kλ/NA , where
k is process specific (around 0.5), NA the numerical aperture of the optics
and λ the exposure wavelength. To reduce the minimal feature size, the
sources continue their decrease in wavelength into deep ultraviolet (DUV)
with KrF laser (248 nm), ArF eximer laser (193 nm) and F2 eximer laser
(157 nm). Immersion lithography, increasing NA, buy time to decrease
the wavelength, time needed to work out source complexity and optics ab-
sorption for extreme ultra violet (EUV) such as with laser pulsed Xe gas
plasma (13.5 nm).
The light is projected onto the photoresist through a photomask , typ-
ically out of quartz, borosilicate or soda lime (only quartz is transparent
from UV to infrared (IR), the other have narrower transparency windows
but are at a third of the cost). An obturating (occluding) layer, typi-
cally Cr, defines by its absence where the light is allowed to pass to reach
the photoresist. The Cr in its turn is patterned by etching it through
a resist layer which was exposed with an electron beam or laser system.
Photolithography exposes a whole area (an entire wafer or just a step-
ping field) simultaneously, or in parallel. The following instrument does it
sequentially.
5.1.3 Electron beam lithography
Electron beam (e-beam) lithography uses a beam of electrons to pat-
tern the resist. When the electrons reach and penetrate the sample,
they interact with its constituents by transferring energy to it. In re-
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sists of widespread use, this results in a change of solubility by either
the scission of chemical bonds of polymers (positive electron beam re-
sist) or the cross linking of monomers (negative electron beam resists).
Not to forget are electron beam induced desposition (EBID) where resid-
ual carbon molecules are redeposited as masks[125, 126, 127, 128], or as
structures[129, 130] or traces of introduced metal-organic gases are cracked
to form electrical connections.
An electron beam lithography system is extremely versatile, because
the beam can be deflected to whatever spot the driving software decides
to. The pattern data can be modified up to a very short moment before
the pattern is written. However, this comes at a speed disadvantage, be-
cause every spot has to be addressed individually and sequentially, which
is acceptable in R&D settings, or in low number prototype or production
series.
One distinguishes inelastic and elastic electron–solid interactions. In
an inelastic one, also called forward scattering because of its little angular
influence on the electron trajectory, the electron interacts with the atom’s
electrons, resulting in little change of its momentum, and loss of energy.
The energy is found in the excited secondary electrons that the atom emits.
In an elastic one, also called backward scattering, the interaction is with
the atom nucleus, and results in a large angular deflection (large momen-
tum change), but no energy change. Forward scattering causes little beam
broadening. Backward scattering may interact with the substrate far away
from where the initial beam was directed. This can be used for a benefit,
such as for creating a negative or overhanging profile, which is beneficial
for a liftoff process.
An incident electron beam creates an energy deposition profile in the
sample which is the combined contribution of forward and backward scat-
tered electrons. The influence of both forward and backward scattered
electrons can be modeled as a sum of two Gaussian distributions[131]. This
scattering phenomena is the origin of what is called proximity effect[132],
which is the fact that the exposure dose in a given point is influenced by
the scattering of the exposure of other nearby points.
The resists used in electron beam lithography are formulated to change
their solubility due to interaction with electrons instead of photons, other-
wise (handling and functionality) they are very comparable to those used
with photolithography. Popular are poly(methyl-methacrylate) (PMMA)
[133, 134], or poly(methyl-α-chloroacrylate-co-α-methylstyrene) (ZEP), which
both are chain scission type positive tone resists, and hydrogen silsesquioxane
(HSQ)[135] or calixarene hexaacetate p-methylcalix[6]arene (calixarene)[136,
137], which both are negative tone resists. Reviews on electron beam
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resists[138] contain further leading information.
The resolution in electron beam lithography is limited by scattering,
whereas in photolithography it is limited by diffraction.
5.1.4 Additive and subtractive steps
Resists come in positive and negative flavors, the exposed areas become
solvable and unsolvable, respectively, and after the development step, the
underlying substrate is locally unmasked. This is used for two processes:
additive and subtractive ones.
For generality, the term ”resist” to is briefly broadened to ”mask-
ing layer”. In an additive process a material is added. The material is
added using any thin film process (evaporation, sputtering, plasma en-
hanced chemical vapor deposition (PECVD), low pressure chemical vapor
deposition (LPCVD), metal organic chemical vapor deposition (MOCVD),
etc. ...). After this addition, the masking layer is dissolved and removed.
The areas where the added material is is sitting on the masking layer is
lifted off with it, hence the name liftoff processing ; only the unmasked
areas retain the added material.
In subtractive processes, etchants attack, react and remove material.
Two major groups are distinguished, wet and dry. In wet etching, the
etchants are liquid, such as KOH for anisotropic Si etch, buffered hy-
drofluoric acid (BHF) for isotropic SiO2 etch, phosphoric acid (H3PO4)
for isotropic SiN etch, etc. . They are each chosen because they se-
lectively etch one material, while leaving others intact (or seemingly in-
tact, etched at a much lower rate). Dry etching uses a plasma to ionize
gas molecules, which are then driven by an electrical field to the sur-
face to be etched, where they react with the material on the surface of
the sample, and are called RIE, inductively coupled plasma RIE, deep
reactive ion etching (DRIE)(Bosch process with passivation cycles), cf.
ref. [139, 140, 141, 142]. Only the unmasked areas are attacked by the
etchant. Dry processes tend to have an anisotropic etch profile, because
the electrical field which conveys the ions arrives perpendicularly to the
surface. The masking layer is preferably etched at a lower rate than the
substrate, often by orders of magnitude, or even not at all.
A profile view of positive and negative, additive and subtractive pro-
cessing is given on fig. 5.1 for comparison. Resists are the most versatile
masking layer, but any thin film can be used, especially if temperature
excursions are not an issue. A SiO2 layer may be wet etched with BHF, or
dry etched with RIE, both through an exposed and developed resist layer.
This SiO2 layer can then be used as a masking layer for wet anisotrop-
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ically KOH etching Si. Resists have an upper temperature limit. They
can be mildly heated, such as in a wet etching bath to increase the etch-
ing rate, or in a dry reactive ion etcher because of heating through the
plasma, but they need to stay clear of their vitreous transition tempera-
ture, which most of the time is below the 100◦C mark. Otherwise they
start to flow, which initially degrades the resist flank profiles, then the re-
sist pattern definition itself. At higher temperatures, resists simply burn.
Most thin film processes for additive processing, such as chemical vapor
desposition (CVD), operate in temperature ranges too high for resists.
Therefore an additive step is used without any mask, followed by masked
subtractive patterning step to remove the unwanted areas. subtractive
techniques, most of the time called etching, that were used were wet etch-
ing and dry etching. The wet ones contain the etchant dissolved, usually
in water, and include KOH for anisotropic Si etching, BHF for isotropic
SiO2 etching, H3PO4 for isotropic SiN etching, Aluminum etchant (mix-
ture of H3PO4/HNO3/CH3COOH) (Al-etch) for Aluminum, etc. . The
dry ones work in a vacuum environment filled with little gas, and when a
high electric field is applied then a plasma forms. The plasma ionizes the
present gas and dissociates it into the reactive species, who either diffuse
or are field driven to the surface to be etched, react there, desorb and dif-
fuse away either pumped off or redeposit on the chamber walls. The etch
recipes are specific for material to be etched, such as Si, SiO2, SiN, specify
the reactant chemistry (SF6, CF4) and their flow quantities, ancillary gases
to avoid chamber redeposition (O2) or etching uniformity (He), polymers
for sidewall protection (C4H8), the source power, the plasma pressure, the
bias voltage, etc. . They are often kept secret, because their derivation is
not straightforward, but boundary to artistic.
5.1.5 Pattern transfer summary
The various pattern transfer techniques are summarized in fig. 5.2 to give
a graphical idea of where they are identical, similar or different.
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Figure 5.1: Additive and subtractive pattern transfers using positive and
negative resists. The left-most column is avoided, because the liftoff can
be difficult or impossible. The overcut profile is uniformly coated with the
added layer, giving the solvent no point of entry to dissolve the resist (and
lift off the added layer). For thin layers, manual or ultrasonic agitation
may rip off the nevertheless thinner raising parts, leaving raising fragments
behind. All this is not an issue in the second row, where the undercut caused
by exposure and development guarantees a discontinuity in the added layer
film. The subtractive steps on the two right columns does not have this
restriction. It is isotropic for wet etching, and close to anisotropic for dry
etching.
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Figure 5.2: Common pattern transfer techniques.
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5.2 Requirements for operation in cryostat
It is essential to study first how a scanning SET probe would be oper-
ated. This will give an understanding of what boundary conditions are
important, and of what factors are to be considered from the start on of
the design. To do so, one more step back is taken to understand what
transport phenomena are to be observed.
5.2.1 Electrons in two dimensional electron gas
In a two dimensional electron gas (2DEG), electrons are free to move in
two dimensions, but confined in the third dimension. Such structures are
commonly fabricated using molecular beam epitaxy (MBE) or metal or-
ganic chemical vapor deposition (MOCVD), where layers are controlledly,
sequentially and flatly deposited. In the case of a 2DEG with modulation
doping, typically are present: a base layer, a spacer layer, a doping layer
and a capping layer. The base and spacer layer are made from two mate-
rials chosen to have very similar lattice constants but different band gaps.
They form a heterojunction. The doping layer’s donors get ionized, and
diffuse into the base layer with lower conduction band until stopped by the
resulting electric field. In the base layer, at the heterojunction, the seeked
2DEG can now be found, with electrons free to move in the x and y, but
not in the z axis (direction of deposition of layers). Furtherleading reading
on 2DEG, such as Tsuneya Ando’s[143] succinct (236 pages) review give
in-depth insight into this field.
To create a structure or device that can be investigated, the freedom of
the electron along both x and y axis must be limited, because in a 2DEG,
it is only restricted in the z axis. The basic method is to physically shape
the material or to modify the potential landscape for the charge carrier by
means of electric fields. This can be done in various ways. Through an
etch mask, the layers forming the heterostucture of the 2DEG are etched
away, and the remaining stack forms the device. A gate electrode is added
on top of the stack, and by applying a voltage, the 2DEG is depleted
locally, i.e. underneath the electrode, which shapes the device. An elegant
way to structure these gate electrodes is LAO, where the electrodes can
be defined directly in the capping layer, or a metal top layer, or both as
shown in[144].
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Figure 5.3: Schema for potential induced by two point charges.
5.2.2 Lateral resolution
A 2DEG forms in the baselayer very close to the heterojunction, and elec-
tron transport will therefore happen noticeable below the surface of the
capping layer, in depths ranging from 50nm to 200nm, a decision taken
by the bandgap-engineer. The depth of the 2DEG is the first factor in-
fluencing the lateral resolution of a scanning probe, because on one hand
the field diminishes with the square of the distance, on the other hand the
lateral resolution, i.e. the angle under which two features are seen and can
be discerned decreases with increasing distance.
As a Gedankenexperiment (fig. 5.3), we consider two point charges
located at a certain depth in a 2DEG, and look at the potential they
induce in an island of an SET that is scanning at a certain height above
the sample surface. For the scope of this coarse overview, we assume that
the 2DEG is situated at a depth of 100nm below the surface. One point
charge causes a potential of 1 arbitrary units (a.u.) at the surface. We
calculate the potential seen by the island by adding the potentials of the
two charges which are ∝ ((sep/2)2 + (depth + height)2)−1/2, and plot it
along an axis going through both charges.
The potential plots are organized as follows: The potential at the in-
dicated height 0nm, 50nm and 100nm (cf. title) is shown in the top left
as a 3D-view, varying the charge separation from 0 to 1000nm and the
observer position x=-3 to +3µm. In the bottom left is a topview, in the
bottom center an zoom-in into the heart of the topview, and the column
to the right gives potential-separation curves for select separations of 0nm,
100nm, 200nm, and 400nm. The plots are for 0nm (fig. 5.4), 50nm (top
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Figure 5.4: Potential of two point charges, height=0nm.
fig. 5.5), and 100nm (bottom fig. 5.5). A summarizing table of potential-
separation curves is show in fig. 5.6. The conclusion is that if the island
is at up to a height of 50nm above the surface, then charges separated by
200nm are possible to be resolved, while if the island is much higher, the
separation between the point charges needs to be bigger, and the drop of
the potential if measurable will be quite small.
This gives a rough idea of what order of magnitude the lateral resolution
of an SSET may reach.
A scanning probe tip is by nature fragile, and this is even more the
case if a device is integrated at its tip, even if there is a mechanical feature
present to protect it. Therefore contact or intermittent contact mode AFM
are not recommended. For non-contact AFM, a few nm of scanning height
can be achieved, and the probe will be able to follow the surface topography
tightly. For a 2DEG buried below 50nm and 200nm, another 5nm added
by the hovering tip signifies maximally 10% more distance, which is not a
significant loss in signal or resolution.
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Figure 5.5: Potential of two point charges, height=50nm,100nm.
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Figure 5.6: Summary for potential of two point charges.
5.2.3 Probe actuation and sensing
In commercial AFMs, the workhorse for cantilever deflection measurement
is laser light reflection detection. The confined space of a cryostat envi-
ronment, combined with the light sensitivity of semiconductor samples,
any ”reflected off cantilever laser beam” based readout system must be
encapsulated to be optically isolated from the rest of the system.
This potentially complex endeavor lead to the consideration of an al-
ternate systems. The development of the tuning fork cantilever based
AFM[145], had already been undertaken in Neuchaˆtel. For a historical
view of the field ”quartz tuning fork as force sensor”, cf. subsection 5.8.2
on p.135. The tuning fork (TF) provides the base for a self-actuating and
self-sensing probe, and can be easily customized. Therefore it was close at
hand to use it as a platform to base the solution for the SSET on it.
In summary:
• The buried 2DEG requires scanning close to the surface to not further
decrease the lateral resolution and signal to measure.
• The use of non-contact mode is necessary to avoid wear and tear of
fragile tip and devices.
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• The light sensitivity of 2DEG samples and the confined space in a
cryostat, encourage the use of a system that has the self-actuating
and self-sensing nature of a tuning fork base probe.
5.2.4 Requirements
Section 3.4.1 briefly discussed the junction requirements for an SET. Here
they are restated.
Tunnel junction capacitance. The charging energy Ec = e2/2CΣ,
is the important parameter. CΣ is the total capacitance of the island. The
gate and substrate coupling are much smaller than the contribution from
the junction capacitances. To have a small charging energy, the tunnel
junctions are made as small as possible to get small capacities.
Gate and stray capacitance. Preceding paragraph mentions that
the capacitance emanating from gate and substrate coupling are smaller
than the junction capacitances. This must be done deliberately by rea-
sonable choice of parameters, i.e. a gate electrode leads comparable the
junction leads will have much lower capacitance because of much wider
dielectric, but still coupling to the SET, and patterning the SET on a suf-
ficiently thick isolator, such as SiN or SiO2, reduces as much as possible
the island to substrate capacitance.
Tunnel junction resistance. As seen in subsection 3.2.4, the mini-
mal value for a junction resistance is RT = h/e2 ≈ 25.8kΩ. This resistance
is proportional to the junction area, and exponentially dependent on the
junction thickness.
To be able to observe CB above milliKelvin temperatures, the charg-
ing energy must be raised. This is done by reducing the junction areas,
which lowers the junction capacitance. Smaller junctions result also in
higher junction resistances, which diminishes the overall current through
the SET, and thereby the observable signal, which makes that the junc-
tions should not be too small, neither. While very small junctions are
possible to fabricate, the granularity of the Al film often is a source of
problems. In an idealized oxidation step, the perfectly flat surface of Al
is oxidized. After a second evaporation step, this oxidized layer acts as
a junction. When this idealized layer gives way to a realistic thin film
composed of Al grains, some of the inter grain boundaries will oxidize and
turn in to junctions themselves. This is not a significative problem for big-
ger junctions, where the film as a whole will remain conductive up to the
junction, but for very small junctions, this may result in the case where so
many grains were isolated, that there is no more an electrical path all the
way up to the junction, with the end result that the oxidation step caused
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an open circuit instead of a tunnel junction.
5.3 Attempts with novel processes
One of the nanotools’ group competencies is the microfabrication of AFM
probe chips with special tips. An initial idea was to photolithographically
define an SET. It is clear that the minimum feature size obtainable with
the equipment available in the local cleanroom are probably around 1µm,
which is at least an order of magnitude above what would be required.
But that does not mean that it cannot be achieved with supplementary
steps, i.e. the combination of a pattern transfer and a dimension reducing
etching or oxidation step to create a structure or a proxy structure which
ultimately defines an SET. Some of the explored ways to obtain an SET
structure are shown in the following subsection.
5.3.1 Tip effects
An AFM probe tip can be fabricated and guaranteed to have a tip curva-
ture radius of couple of tens of nm. It should be possible to exploit a yet
to be found process specific peculiarity to create a structure which could
be suitable to form an SET, either directly, or indirectly. The example
of a step junction, as discussed in subsection 4.1.4, is taken, where a step
in the substrate layer causes a gap in the conducting film laid across it,
and if chosen well, that gap can act as a tunnel junction. A double step,
caused by a groove in the substrate, can yield an SET, as demonstrated in
ref. [97, 99]. It would be highly interesting to use a minute micromachining
effect that manifests itself at a tip apex to create such a special topographic
feature. For example the use of a deliberate knife-edge3 shaped tip defin-
ing an island structure. Another idea is a micro-molded pyramid structure
out of two materials. The electrical field used in RIE is higher near sharp
tip apexes than on the flat substrate. The higher electrical field drives
more reactants to the tip apexes, which makes that they are preferentially
etched, at least as long as the tips are very sharp. This can be used in a
timed etch to cap the tips, leaving the body of the tips mostly intact. The
capped tip gives a selective wet etchant access to the second material used
in the tip molding process. Initially just a hole, it will gradually open up
3Pyramid Si mold tips are based on four {111} KOH etch defined planes meeting in
one point. Asymmetric mask openings, non-uniformities during pattern transfer, etch
rate variation due to up/down left/right orientation or H2 bubble flow cause that ideal
point to widen to a real line, often called knife-edge.
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Figure 5.7: Evaporation shadow cast by pyramid (left), detail of facing
pyramid corner (right).
to a wider volume, all protected by a surrounding wall of the first mate-
rial used in the tip molding process. An evaporation step could create a
Spindt-tip[146, 147] like metallic island at the top of the tip. The challenge
to electrically connect it remains.
Another idea is to use a tip to cast a shadow onto a nearby structure.
Oblique evaporation and shadow capability was ascertained. Fig. 5.7 shows
an anisotropically etched tip, after an oblique angle evaporation, with an
off-plane angle of 20◦, of 100nm thick Aluminum. The shadowed zone has
clearly delimited edges.
5.3.2 Backside trans-illumination
The following technique (fig. 5.8) was to create a thin, metallic (Al) wire on
the edge of a micromachined pyramid, which would connect to a structure
at the tip apex.
Two of four sides of a pyramid were covered with Al using oblique
evaporation (cf. fig. 5.8-a overview, 5.8-b SEM picture, 5.8-d section).
Then negative photoresist was spun on the pyramid’s side of the wafer,
completely immersing them (fig. 5.8-e). The photoresist was exposed from
the backside of the wafer through the pyramids. Because the pyramids are
made out of Ta2O5, they transmit well the exposing UV light. They light of
the exposure will bend slightly around the corner due to diffraction, making
that a thin line of Aluminum on the ridge will remain protected by the
photoresist (PR), if the etch is timed correctly. The exposed photoresist
is developed (fig. 5.8-f). The Al is etched using the somehow overlapping
PR as etch mask (fig. 5.8-g). The PR is removed (fig. 5.8-h section, 5.8-
c overview). The ingenious technique did not work, because the Al was
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Figure 5.8: Principle of the ”shadow on pyramid” technique. Oblique
evaporation coats two of the four sides of a micromachined Ta2O5 pyramid.
After coating with photoresist, the wafer is exposed from the backside, the
UV light passes through the pyramid, but not through the Al coating. The
photoresist exposed due to diffraction at the edge of the Al protects the Al
during the subsequent etching step. This technique did not work.
never covered sufficiently by the PR, and even got attacked by the NaOH
based developer. But some interesting traces of where the UV light passed
are shown here. The top is flat, because that is how high the PR was
spun. The remaining PR features cones, almost Gaussian shapes, that
extend in the direction of the plane and not parallel to the transmitted
light. They are due to the reflection of the UV light off the adjacent Al
covered pyramid walls. The illumination of non-coated pyramid (fig. 5.9
right) exposed the PR on all four sides. Knife edge type tip of pyramid
permits to determine its orientation.
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Figure 5.9: Exposed negative photoresist vanes on pyramids. Pyramids
protected on two sides with Al (left) and unprotected (right). Where unpro-
tected, the exposure and development of the negative photoresist yields the
unusually shaped resist structures. Scalebars 2µm (left), 10µm (right).
5.3.3 Single shot shadow evaporation
5.3.3.1 Projection on structure
This approach intended to metallize a narrow structure, and use a shadow
casting structure to interrupt the metallization somewhere, either to create
an airgap junction on the narrow structure, or a jump from the narrow
structure to the shadow caster and back (cf. step junction on p.60). The
principle is shown in fig. 5.10. There are many things to solve, and they
Figure 5.10: Oblique evaporation principle. The shadow the pyramid casts
on the wall creates an evaporant interruption in the top of the ridge
are looked at here in sequence. A tetrahedral[148] type tip can be obtained
as shown in fig. 5.11. The result in the SEM picture (right) is obtained
as follows: A Si structure is enveloped by an etch KOH resistant layer,
here SiO2, surrounding it like a wall (left), and anisotropic etching of Si
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Figure 5.11: Anisotropic etch defined tetrahedron. The SiO2 wall protects
the Si from etching, and while in the bulk the {100} plane steadily advances,
in the corner the slower {111} appears. Scalebar=2µm.
in KOH defines the tetrahedral shape by a {111} crystalline plane and the
shape of the envelope wall (center).
The top ridge of the surrounding wall could be metal coated to play
the role of the narrow conductor. Any evaporation done in the situation
of fig. 5.11 would short circuit tip and conductor together, (cf. left on
fig. 5.12), therefore a spacer is needed. An SixNy layer added to the
exterior of the wall, allows to selectively etch and remove the SiO2 layer
with BHF, to end up with the situation where a thin gap separates SixNy
and Si tip (cf. right on fig. 5.12).
Figure 5.12: Spacer layer to avoid tip-wall contact. The SiO2 layer which
initially was the wall on which the evaporant was projected, changes its role
to spacer. Once the Si is etched down to reveal the tip, the space is removed.
The oblique evaporation has the tip cast a shadow on the wall, but
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also covers the whole tip, which is not good because it is that tip which
should be the small island of an SET (fig. 5.13-left). The addition of
a retracted plane casts a shadow on the tip. (fig. 5.13-center), thereby
creating a small island, defined by the shadow of the retracted plane from
the bottom, and by the edges of the tip for the rest. The scanning electron
microscope (SEM) pictures (fig. 5.13-right) show an almost 2µm wide step
across which the shadow is cast. The closeups of the tip show a good
Figure 5.13: Tip protected through shadow mask during evaporation. A
retreated masking plateau protects the lower lying parts of the tip from evap-
oration. Scalebar=200nm.
definition of the source–island–drain structure (fig. 5.14).
Figure 5.14: Front and back view of shadow evaporation. The interruption
of the metal lines can clearly be seen, as well as the sharp island bottom line
shadow cast by the retreated mask. Scalebar=200nm.
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5.3.3.2 Fabrication process detail
The process starts with a Si <100> wafer with thermally grown SiO2. A
cantilever sized rectangle is pattern transferred (positive photoresist, BHF
wet etching) into the SiO2 (fig. 5.15-a). The underetching of the SiO2 mask
layer defines via crystal planes the cantilever tip (fig. 5.15-b). Half of the
SiO2 mask thickness is wet etched in BHF (fig. 5.15-c). The overhanging
part of the mask is etched from both sides and therefore disappears. The
remaining part is used later as an evaporation mask. Three additive steps
follow. First a thermal oxidation to grow a Si2 layer, then a layer of
LPCVD SiN, then a layer of LPCVD polySi (cf. fig. 5.15-d). In a carefully
Figure 5.15: Process, steps a) through e). See body text for details.
timed RIE step, the polySi, the SiN and SiO2 are removed, but only as
little as possible of the initial mask SiO2 (fig. 5.15-e). Because the RIE
is very directional, the etch rate is much higher on the flat top surface
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than on the sidewall, therefore the sidewall is still polySi at the end of the
etching, while on the top side the layers are gone. This step is very time
critical. The SEM pictures (fig. 5.16) show that an additional 20 seconds
change the situation from a covered protected structure to an open and
accessible and etchable layer. The SiN layer is the one whereon the tip will
Figure 5.16: The time criticality of the RIE step shown through SEM
pictures at three points of time during the etching: a) SiN still covering the
entire ridge, b) SiO2 beak visible c) SiO2 open and ready for next process
step. The right half gives the stratigraphic sequence.
project its shadow during evaporation. Therefore it must be lower than
the tip, and the SiN layer is etched down (fig. 5.17-f). The tip is formed by
KOH etch of the Si layer (fig. 5.17-g). The SiO2 layer between tip and wall
is removed (fig. 5.17-h). The oblique evaporation step can now pattern the
metal lines on the ridge of the SiN wall to be source and drain, as well as
the island on the Si tip all being protected towards the bottom by the SiO2
masking layer rear view (fig. 5.18) and side view (fig. 5.19). Although
the two final SEM pictures look conceptually promising and appealing,
the electrical connection of the SET candidate structure revealed to be
impossible to realize, even with the help of FIB. Test structures brought
to low temperatures never showed any SET signatures. Therefore this
approach was abandoned and buried.
But not without learning something: Don’t develop an SET on an
AFM-tip, first develop an SET, then transfer it to a AFM-tip. The poten-
tial for a global failure is lower.
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Figure 5.17: Process, steps f) through h). See body text for details.
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Figure 5.18: Postevaporation, view angle left from the evaporation source.
Figure 5.19: Postevaporation, side view perpendicular to evaporation.
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5.3.4 Electron beam induced deposition
Inside of the electron beam’s sample chamber, the vacuum is such that
it is sufficient for good electron beam patterning, which does not mean
that it is perfect. In fact, there are residual hydrocarbons inside of the
chamber, which can come from the sample, the used resist or the oil of the
roughing pump. The electron beam activates those molecules and they
end up where the beam hits the substrate as a crosslinked hydrocarbon
deposit[149]. This is useful for focusing, because if the electron beam is
perfectly focused in one spot, the scanning is turned off for a short period,
such as three seconds, then the hydrocarbon deposit will be a fine circular
dot, also called contamination spot. If it is not a spot, then more adjusting
of focus, astigmatism, aperture or gun align is needed.
But can also be used for structuring: a contamination resist pattern
written by electron beam induced deposition was used to protect a Au-
Pd layer during ion etching[125], or a high aspect ratio STM tip was be
deposited[150] on top of an existing blunter tip. The EBID technique
looked promising, since the dimensions of the structures would be finer
than anything patterned using an intermediate resist step could possibly
be. Trials performed to generate patterns are shown in fig. 5.20. While
the control of the beam is manual (compared to automated resist pattern
exposure) but possible, the exposure leaves a parasitic ”halo sheet” of
contamination resist at the area where the write field supposedly is, despite
the fact that not a single SEM picture was acquired of the area before the
Al etch. The source of this could not be isolated, and this technique was
abandoned.
5.4 Process development for single electron
transistor
From the preceding unsuccessful trials, a reason was inferred for why the
three techniques, firstly SETs defined by electron beam direct write com-
bined with Nieymeyer-Dolan type evaporation (fig. 4.1), secondly etch or
oxidization narrowed Si-wire techniques, and thirdly structured 2DEG, are
so popular: those methods have proven over and over to work well.
With an electron beam lithography system available, the Niemeyer-
Dolan technique was chosen for the next attempt.
This was also compatible with the ability of fabricating a working SET.
being a prerequisite for placing an SET onto an AFM probe, to fabricate
a working SET. First, SETs were to be realized on a flat substrate, which
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Figure 5.20: Electron beam induced contamination spots. a) Dots with
increasing dwell time, first top left dot: 10s for reference, then starting with
0.5s in 0.5s increments to the right, then back left. b) Concentric circular
pattern, the inner ring’s dots have collapsed into one structure. Note the
discontinuity at the junction. c) Line patterns, diminishing spacing from
left to right. d) Three patterns exposed on bare Al, then exposed to Al etch.
Despite that never a scanning electron microscope picture of the field was
taken, just the mere positioning of blanked beam on the writefield where
the pattern had to be written, created such a contamination halo, that the
Al etch could not do its work. e) Edge of the ”contamination halo sheet”,
peeled back after Al etch. The slightly attacked grainy Al layer is revealed,
and distinguishes well against the Si substrate. Scalebars: a)-c): 50nm, d):
200nm, e): 500nm.
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would be assembled into a sample holder adequate for a cryostat setting,
a 32pin ceramic chip holder, and prove that it works. Then this precious
piece of fabrication knowhow would be used to integrated the SET onto a
tip of a cantilever of an AFM-chip.
5.4.1 Constraints of the Niemeyer-Dolan technique
The suspended bridge dual evaporation technique by Niemeyer-Dolan, dis-
cussed already in fig. 4.3, was selected, and the process had to be de-
veloped from scratch. In the Comlab, the joint cleanroom of the Uni-
versity of Neuchaˆtel (UniNE) and the Swiss Center for Electronics and
Microtechnology (CSEM), there was no evaporator where the sample incli-
nation could be changed without breaking the vacuum, nor could the cham-
ber be flushed with a special gas, such as oxygen for barrier formation, all
with control on the pressure inside, two requirements for Niemeyer-Dolan
technique. The development of the process was started, and an evapora-
tor fulfilling these requirements was received on loan from the Nanophysics
group of the Swiss Institute of Technology Zurich (ETHZ).
5.4.2 Substrate for chip carrier
The sample holder chosen by the Nanophysics group of ETHZ for their
cryostats is a industry standard 32-pad ceramic leadless chip carrier. At
its core, surrounded by the bonding pads, lies an area of about 7.5mm ×
8.8mm, where the sample can be placed, then bonded to the chip carrier’s
bonding pads. A chip size of 7mm × 7mm was chosen as test vehicle
(fig. 5.21). The Nanophysics group usually has one or few samples per
chip, therefore they feed 12 signals through the cryostat insert from sam-
ple holder to the exterior, leaving the remaining 24 pads of the chip carrier
unconnected. Their samples are usually done by LAO of or on 2DEG sam-
ples, where one or few electrical structure per sample are obtained, there-
fore 12 signals are certainly sufficient. As samples and experiments grow
more complex, their more recent cryostat inserts have more signals wired
through. SETs are patterned by electron beam lithography and easily ob-
tained in quantities of tens or hundreds. The practically implication of this
meant that 8 SETs were patterned per chip, their room temperature I-V
characteristic was measured, and the best three candidates selected and
bonded, one line needed for the sample ground, and the two remaining
used for test structures, such as single junctions or reference resistors.
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Figure 5.21: Chip carrier 32 pads (11.5mm×14mm outline), with SET
test vehicle at center (7mm×7mm)
5.4.3 Electron beam lithography system
The available and used electron lithography system is a Raith 150, with a
LEO column at its core. Its electron source is a thermionic field emission
cathode of Schottky emitter type. An etched<100> oriented W monocrys-
tal with a sintered reservoir of ZrO2 in the shaft is heated with a small
current. The ZrO2 diffusing to the filament lowers the W work function
for emission of electrons. This combined with an electric field extracts
the electrons from the tip to the extractor electrode. The LEO column
lacks an internal beam crossover, which would cause beam broadening due
to Coulomb repulsion between the electrons when their trajectories meet
at the crossover points. This contributes to obtain a sharper beam spot.
Beam energies up to 30keV can be reached. The interferometric stage is
driven by three motors on x,y,z axis, and piezoelectric actuators, and its
position repeatability is within 1nm. The stage carries a holder, which
is passed with a robot arm conveyor system from airlock to chamber and
back. There are special task holders, one allowing for sample rotation and
tilt, one clamping the sample electrostatically.
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5.4.4 Spin-coating
The electron beam resists processes that were available and characterized
were based on 100nm and 200nm thick layers of PMMA, molecular weight
950kDa, from Microchem Corp[151].
A typical approach to create suspended bridge structures is to take two
resist of different sensitivities. The top layer, which will be the mask, is
less sensitive, and it is the one which is patterned. The bottom layer is
more sensitive, and the exposure will yield a hopelessly beyond recovery
overexposed pattern, which is also intentionally. The development step
will remove all exposed resist, and the perfectly well defined openings
in the top layer will find themselves floating over the same pattern in
the bottom layer, however in a considerably enlarged version. This is
because of the higher sensitivity of the bottom layer resist, makes appear
the resulting double Gaussian energy distribution of the scattered electron
beam (cf. subsection 5.1.3 on p. 69). is larger, and exposes a larger volume
of resist. A halo surrounds the original pattern, and creates the desired
undercut. Two exposed lines next to each other will define a suspended
bridge between them. If the bridge is too long, then it may stick to the
surface after development, it may deform during evaporation, it may not
lift off at all, factors to be considered during design.
Publications frequently mention the use of copolymer as bottom layer,
and so does the standard PMMA’s product leaflet[151], which is why in
the end a copolymer was purchased to develop a sandwich structure. The
resist sandwich relies much on strictly repeatable layer thicknesses of the
two constituents. The layers are applied using spin-coating, therefore exact
copolymer and PMMA spin curves were established. Spinning curves link
coating rotation speeds ω to target resist thicknesses t, log(t) vs log(ω) is
linear, with t = kω−α, where α varies from 0.4 to 0.7, and k a fudge factor
compounding various effects, such as cinematic viscosity, volume fraction
of solids, volumetric flow rate, etc.[152]. The process can be viewed as
being composed of two limiting steps: Initially, the film thickness vari-
ation is due to radial flow, also called radial convection, and the varia-
tion due to solvent loss can be ignored. At a certain critical point, there
is a transition to where the thickness loss due to solvent evaporation is
dominant[153]. Analytical solutions were numerically solved and com-
pared to experiments[154]. As the solvent evaporates from the resist dur-
ing spinning, its viscosity changes, a concentration gradient is established
from the outer edge down to the substrate, alike a solid crust floating on
the remaining liquid, until all dilute solution is gone, for each phase[155].
Recent articles perform AFM on spun and postbaked PMMA, fresh and
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day old ones, to detect and explain pin-hole formation due to remanent
solvent evaporation[156]. They show that for the very thin layers employed
(thickness 8nm), the postbake was not sufficient to remove all solvent, the
layer remained wet, and became solid after being in vacuum for a day,
with tensile stress buildup forming pinholes. This behavior confirms the
common strategy of spinning resist only just before using it. Resist is not
something static.
5.4.5 Resist system
First the electron resist PMMA was reviewed, with commercial name plex-
iglas4. The product is distributed under the name of PMMA 950k 11%
solids in Anisole, meaning that 11% solids of PMMA, of molecular weight
950 kDa 5 are dissolved in solvent Anisole. To be able to spin thinner
films, the original solution was diluted down to 4% solids in Anisole.
The energy of the exposure causes main chain scission[134] turning
the developer insoluble long polymer chains into low molecular weight
monomers and oligomers(few monomers), which are soluble in developers.
The copolymer used is a resists based on a mixture of PMMA and
methyacrylic acid (MAA). Their respective monomers are[133, 157]:
MMA: CH3 MAA: CH3
| |
...[-CH2-C-]... ...[-CH2-C-]...
| |
COOCH3 COOH
Two varieties are distributed, MMA(8.5)MAA and MMA(17.5)MAA, which
differ in the amount of MAA used, 8.5% and 17.5% solids, respectively.
They have lower molecular weight and higher dissolution rates in devel-
opers, comparable to PMMA 50kDa and PMMA 100kDa, respectively.
The lower the molecular weight, the shorter the polymer chains, the easier
for electron beam to scission chains into small chunks which are solvable
by the developer. The selected copolymer MMA(8.5)MAA 11% solids in
ethyl lactate contains 8.5% MAA in MMA (therefore 91.5% MMA), which
are dissolved by 11% solids in safer solvent ethyl lactate. The molecular
4Inspired from Latin plectere - to weave, an inspiration from the fact that PMMA
crosslinks.
5kDa = kiloDalton, one Dalton equals the atomic mass and is approximately the
mass of a H atom (1.66×10−24g). PMMA consists of many MMA or (C5O2H8) units,
which each weigh 5×12+2×16+8×1=100 Da = 0.1kDa, therefore the mean length of
the PMMA chains is 9500 monomers.
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weight is in the 50kDa range6. The spin curves for the copolymer were not
available, therefore they were established for three dilutions, cf. fig. 5.22,
aiming to cover the thickness range from 50 to 400nm.
rpm1000
nm
100
1000
Figure 5.22: Spin curve for copolymer, ×:6%, +:9%, :12% percent solids
in ethyllactate.
The double layer structure called for sanity checks before proceeding,
such as a guarantee that the copolymer bottom layer is sufficiently dry after
softbake, before the PMMA top layer is spun, and that the PMMA solvent
does not significantly dissolve or attack the baked copolymer layer, and
that the softbake intended for the PMMA does not induce peeling between
copolymer and PMMA . Those preoccupations proved to be unfounded.
Early test exposures patterned everything on the test vehicle by elec-
tron beam, but bonding pads, and lines reaching to the SET structures
are large surfaces and therefore very time intensive to pattern. Therefore,
an approach using a prepatterned substrate, containing bonding pads and
connector lines, reduced the electron beam patterning to very short times,
since only the SET and maximally 20µm long lines had to be exposed.
The resist sandwich is applied using spin coating, which is not uniform
towards the edges of the substrate, especially if the substrate is square
and not circular, as shown in fig. 5.23. To get the same constant resist
thickness for all exposed structures, then they need to be centered on the
chip.
5.4.6 Electron trajectories in resist
The existing processes had been characterized for 200nm thick PMMA.
The initial idea was to add the copolymer underneath it, and use identical
exposure and development parameters. Since the copolymer is much more
sensitive, it should just dissolve a bit more, and yield the perfect undercut.
6Private communication, Rob Hardman, MicroChem Corp.
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Figure 5.23: Resist thickness variation on sample. 200nm PMMA
ontop of 400nm copolymer. Optical microscope (1mm scalebars) shows
fringes(left) in corners, indicating resist thickness variation. Scalpel
scratches(center) in the resist are measured with a profilometer(right), show-
ing very regular 600nm thickness, except for the 0.5mm close to the edges
(scale ticks horizontal 500nm, vertical 1µm).
It was not clear if the electron trajectories would be little or much affected
by the longer path through the resist, given that the copolymer addition
of 400nm copolymer would result in a threefold of the path through the re-
sist. Analytic solutions are rather laborious not to say difficult, which is the
reason of Monte Carlo type simulation of electron trajectories in solids be-
ing popular[158]. A Monte Carlo simulation of the resist—substrate stack
intended to be used for an electron beam lithography can give a coarse
overview of where the parameter space should be searched for a viable
solution, i.e. acceleration voltage. The distribution of the electron trajec-
tories indicates which part of the resist will receive sufficient dose to be
removed by the development step. A freely available university-developed
Monte Carlo simulator [159, 160, 161, 162] was used to investigate.
The final SET realization was done with 100nm of PMMA on top of
200nm of copolymer (cf. fig. 5.37 for explanation) sitting on 400nm of
SiN on bulk Si. The initial resist thickness (200nm PMMA on 400nm
copolymer) and the final ones are given on fig. 5.24 for comparison for
10kV acceleration voltage. The result of the standard 10kV acceleration
voltage is sufficient for the 600nm thick resist stack (and better for the
300nm stack), and that if one wanted to avoid charging the substrate
and shoot right through it, the substrate would have to be less than a
micrometer thick, which was difficult but not impracticable. Again, Monte
Carlo simulations used this way are an indicator, not a result per se. The
pictures illustrate electron trajectories in an attractive way. The results
for the whole acceleration voltage range possible on the electron beam
lithography equipment are given, first for energies ranging from 1 to 9keV
in higher resolution pictures, then for energies ranging from 1 to 30keV.
This gives an indication of electron trajectories. To simulate the expo-
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Figure 5.24: Monte Carlo simulations for thick and thin resist stacks,
aligned vertically at the SiN-copolymer interface for comparison, grid 300nm
× 300nm, electron trajectories in blue, backscattered electrons trajectories
red. Layer bars in center between the two simulations are green for SiN,
blue for copolymer, and red for PMMA.
sure, which translates to which part of the resist received a sufficient energy
dose from those electrons in order to be modified to dissolve in or resist to
the developer (positive or negative tone), the development process must
be included in the model. In addition to single point energy distribution,
proximity effects, resist sensitivity change due to local heating, absorbed
energy change due to proximity effects and resist heating eventual postex-
posure bake influences on acid diffusion in resist, developer resolution and
rates. The quality of a simulation will lay in how well it will manage to
reconcile the difference between exposure profiles and developed pattern
shapes[163].
5.4.7 Exposure tests
The 10kV acceleration voltage can possibly be a sweet spot for exposure
permitting for easy development. Dose determination tests were done, and
the created undercuts are looked at. The datasheet for PMMA resist[151]
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Figure 5.25: Monte Carlo electron trajectories simulation for acceleration
voltages ranging from 1kV to 9kV, closeup. (left to right) top row 1,2,3kV,
mid 4,5,6kV, bottom 7,8,9kV
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Figure 5.26: Monte Carlo electron trajectories simulation, overview for
acceleration voltages from 1 to 16kV.
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Figure 5.27: Monte Carlo electron trajectories simulation, overview for
acceleration voltages from 17 to 30kV.
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sets the expectation for electron beam exposure dose in the range from 50
to 500 µC/cm2. When focusing the beam, the finest contamination spot
diameters obtainable range from 20 to 50nm. The beam itself is supposedly
able to be as fine as ≤2nm at 20keV beam energy[164]. By multiplying
the area exposure dose by the assumed spot diameter of 20nm, which
corresponds to the width of an imaginary exposed single pixel line, the
single pixel line dose ranging from 20000 to 50000pC/cm is obtained. The
important and influencing factors, other than the coated resist thickness,
are exposure dose, developer and developing time. The reference values for
exposure were given by the electron beam manufacturer with as developer
mixtures of methyl isobytil ketone (MIBK) and isopropanol (IPA), area
dose 100µC/cm2, and single pixel line dose 1000µC/cm, development in
MIBK+IPA=1+3 for 45s, stop in IPA for 30s, then rinse in deionized
water (DI) water for 30s. For various thickness combinations, from 200nm
PMMA layer on top of 200, 300, 400, 500nm copolymer, down to 150nm
copolymer with 100nm PMMA, were exposed with wide dose ranges to find
good PMMA mask definition and good copolymer undercut, cf. fig. 5.28.
The parameters for exposure doses of the supplier were carried forward.
Figure 5.28: Single pixel lines (SPL) patterned next to an area exposure
(to be able to find the SPLs), SPLs with decreasing dose (top, scalebar 1µm)
and selected exposure profiles (bottom, scalebar 200nm). As the SPL dose
diminishes, the undercut disappears, until towards the end of the series the
point is reached where the copolymer doesn’t receive any significant dose
anymore.
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5.4.8 Standard and non-standard developers
The developer has two tasks. Dissolve the exposed PMMA to create open-
ings in the mask layer according to the exposure pattern, and dissolve the
underlying exposed copolymer and create thereby the undercut which al-
lows for two inclined evaporations. Three examples of different strategies
are given.
Some use a developer in combination with a selective solvent. after
developing the top layer, an additional step removes the copolymer – ex-
posed or not – with a solvent propylene glycol monomethyl ether acetate
(C6H12O3) (PGMEA), timed to create the desired undercut[165, 166].
Others, after the spinning of the copolymer, flash expose with UV light
the whole wafer, with a dose below the copolymer exposure threshold.
Then the top PMMA layer is spun. The electron beam exposure follows
as usually, then development. The copolymer will create more undercut
with less dose, because it is already partially pre-exposed[165].
Another method is to electron beam expose a wide strip with a low
dose, chosen to be above the clearance threshold for the copolymer, but
below the clearance threshold for PMMA. In a second step with high doses
the fine mask pattern is exposed. The doses of both exposures together
sum up to the clearance dose of the fine mask pattern in PMMA, and
creates a wide undercut in the copolymer[166].
In the initial stages of selecting a resist system that would produce
a significant undercut of copolymer under PMMA, the performance of
MIBK+IPA=1+3 as developer was not producing satisfactory results.
Later on in the project, this revealed to be influenced by the spin-coating
process, and was solved. Nevertheless, other developers and developing
strategies were investigated, in particular the use of PGMEA to increase
the undercut in a second development step, for it selectively etches copoly-
mer and not PMMA, and the use of alcohol-water (IPA-H2O) cosolvent
systems as alternate developer.
To visualize the undercuts created by the development step in an ex-
posed pattern, the samples are first scratched with a diamond tip, then
cleaved. The practicable minimal length of a pattern necessary to be
able to cleave across it with relative ease is ≈3mm. To be able to lo-
cate the exposed pattern on the wafer by the naked eye, the pattern was
bordered with two reference rectangles of width 200nm, spaced 5µm from
each other. A continuous single pixel line, spaced 100nm from an adjacent
dashed (100nm dash - 100nm no dash) single pixel line, in order to create
floating structures, was placed for four times, every 1µm, between the two
above reference rectangles. Fig. 5.29, 5.30 and 5.31 show the exposure
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of the pattern with single, double and triple of the standard dose, respec-
tively, where the unit dose is 100µC/cm2 for area and 1000µC/cm for single
pixel lines, then developed (top rows) with standard MIBK+IPA=1+3 de-
velopment, MIBK+IPA=1+3 for 45s, stop in IPA for 30s, then rinse in
DI water for 30s, and compared with alcohol-water based development,
IPA+H2O=9+1 for n seconds, stop and rinse in DI water for 30s, where
n equals to 15s (second row), 30s (third row), 45s (fourth row), and 60s
(fifth row) of development time. One can see that the single pixel line unit
dose is insufficient for MIBK development, and gives a better result when
doubled. Further, the alcohol-water based development gives very similar
development profiles compared to the MIBK ones, a surprise given the
simple and cheap composition of the developer. A comparison of profiles
is given fig. 5.32. For further leading information on the influential pa-
rameters for developers, development conditions and development process,
such as developer dilutions, temperature[167], agitation effect on contrast
curves, line edge roughness, sensitivity, resolution, refer to[168, 169, 170].
Alcohol-water cosolvent systems[171, 172, 173, 174] are interesting because
they only act as a solvent when mixed together, separately taken, both iso-
propanol and water, are non-solvents for PMMA . The decision was taken
to increase the single pixel line dose, and to use MIBK+IPA developer.
The final recipe was that the copolymer was spun on a oxygen plasma
cleaned surface, without adhesion promoter, softbaked for 90s on a hot-
plate at 180◦C, cooled on a cold surface, then the PMMA was spun, soft-
baked for 10 minutes on a hotplate at 180◦C. After exposure, the develop-
ment was done in MIBK+IPA=1+3 for 45s, then stopped in IPA for 30s,
then rinsed in DI water for 120s, then blow dried with N2. If the duration
of the second softbake, i.e. after the top layer PMMA spinning, is signifi-
cantly lower than the arbitrarily chosen 10 minutes, then a long time later
in the fabrication process, notably during liftoff of the evaporated metal,
the adhesion of the evaporated metal in the areas freed of resist, would
be very bad, and very often the whole evaporated SET would peel off. A
hypothesis is that after an insufficient softbake, the solvent ethyl lactate re-
maining in the unsufficiently baked copolymer bottom layer would during
electron beam exposure be transformed in a way that would form a residue
on the substrate, and preclude the evaporant from adhering properly.
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Figure 5.29: Single pixel line profiles, dose 1000µC/cm, top row developed
for 45s in MIBK+IPA=1+3, others (top down) in IPA+H2O=9+1 for 15s,
30s, 45s, 60s, 75s. Scalebar=1µm.
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Figure 5.30: Single pixel line profiles, dose 2000µC/cm, top row developed
for 45s in MIBK+IPA=1+3, others (top down) in IPA+H2O=9+1 for 15s,
30s, 45s, 60s, 75s. Scalebar=1µm.
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Figure 5.31: Single pixel line profiles, dose 3000µC/cm, top row developed
for 45s in MIBK+IPA=1+3, others (top down) in IPA+H2O=9+1 for 15s,
30s, 45s, 60s, 75s. Scalebar=1µm.
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Figure 5.32: Undercut profile function of dose and developer. SPL dose
1000 through 3000 µC/cm, top MIBK+IPA=1+3, others IPA+H2O=9+1.
The lower right side SEM pictures show a cave in effect of the resist bridges.
This is not a mechanical issue, it is due to the interaction of the scanning
electron beam acquiring the picture with the sample, and cumulative, i.e.
getting the worse the more images are captured. Scalebar=100nm.
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5.4.9 Layout design
The gdsii design constraints are simple:
• Two inclined evaporations through a mask must be able to produce
an island connected to drain and source through two junctions with
drain and source, and possibly a gate electrode nearby.
• Because the design will ultimately go onto a probe tip, which is
traditionally wedge shaped, the SET and the connections leading to
it were positioned inside of a imaginary wedge shaped area.
• The structures should be as small as possible with the technology,
making them bigger if required remains possible.
• The junction capacity and resistance are defined by the overlap of two
evaporations steps. Incident angle variations can result in significant
overlap variation, however this is more pronounced for perpendicu-
lar than for parallel movement with regards to the axis of angular
rotation. To avoid that kind of variation all SETs were aligned on
an equatorial plane on the test chip aiming to have all evaporation
inclination angles the same.
The first constraint is only bound by imagination. Some sketches done
to get spatial feeling of the situation are rendered in fig. 5.33. They are
by no way an exhaustive catalog of solutions, but an indication that the
chosen design is not the only one possible. When two structures are pat-
terned close to each other, then the development undercut makes that the
remaining mask layer between them is no longer supported by the copoly-
mer layer. This has to be kept in mind, because the bridges can be of
a certain length, beyond which they easily break during development or
sample manipulation, or collapse under tensile stress or melt under heat
during the evaporation step.
The second constraint is already respected in those sketches (except
for the right top one), it just needs to be kept in mind.
The third constraint became clear after the first couple of single pixel
line exposures. With the chosen process, the smallest obtainable line width
turned out to be 60-70nm sometimes going up to 100nm, depending on
development and evaporation variations, as seen in fig. 5.32.
The forth constraint is of importance in the whole chip floorplan only,
and the equatorial plane can be guessed by the crowding of lines in the
center of fig. 5.21 on p.94.
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Figure 5.33: Double angle mask fabrication sequence and mask proposals.
a) gdsii mask data as used for exposure, b) resist (dithered) with developed
zone (white) removed, c) two evaporations at two angles(arrows) define two
shadows (first grey, second black), d) shadows with superimposed original
gdsii mask data projection. others) shows variations of possible structures.
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5.4.10 Exposure dose
5.4.10.1 Dose ranges for dots, lines and areas
The used electron beam lithography equipment7 distinguishes three regimes
of exposure, namely dots, lines and areas. Dots are exposed directing the
beam to a specific location. Then a controlled opening and closing of
the beam blanker allows for the specified dose of charge to be deposited.
Given that the beam current is constant, the parameter available is the
time the blanker is open, or dot dwell time. In this case, the limitation
is the ”shutter speed” of the beam blanker. The default electromagnetic
beam blanker of a SEM is considered to be too slow for this purpose by the
electron beam lithography equipment manufacturer, therefore they added
their own electrostatic beam blanker. The pattern generator, which ulti-
mately controls the blanker, runs at 10MHz, and the software allows for
minimal dwell times of 0.1µs to be achieved, which is short.
Before continuing, a closer look to ”directing the beam to a specific
location” is given. The electron beam column has towards its end the
”scan coils” which deflect the beam in x and y direction, within the ”write
field”. The deflection signals are calculated based on the fractured data of
the gdsii design data in a digital pattern generator. For a given writefield,
the pattern generator can resolve single deflection steps with a resolution
which is determined by its A/D converters capacity, in this case 16 bits,
which yields for a 50µm×50µm writefield a minimal deflection step of
50µm/216=0.763nm. This is the minimal grid to which any design data
must be clipped to or rasterized upon. Lines, also called single pixel lines
(SPL) because the beam only passes a single time on the picture element
(pixel) when drawing the line, are created by moving the electron beam
along the path defined by its start and end coordinates. The exposure
starts at the beginning of the line where a determined dose is deposited.
Then without blanking, the beam is moved to the next position along the
path, a position defined by the increment of line step size, where another
dose is deposited, and so on until the end of the path is reached. The
line step size is generally small compared to the electron beam diameter,
therefore the deposited doses, if assimilated to a circle viewed from the
top, overlap enough for them to be no longer individually distinguishable.
With constant beam current, the parameters available for SPL exposure
are the line dwell time and the line step size.
Areas are exposed as a non-interrupted series of lines that are ”ca-
denced” internally, and spaced from each other by the area step size. The
7Raith 150 Gaussian beam vectorscan, details in subsection 5.4.3 on p.94.
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Figure 5.34: Dose grid exposure on a 50µm×50µm write field. Doses
range from 0.05 to 50× nominal dose. (left) area dose (1 =100µC/cm2),
(center) single pixel line dose (1 = 1000pC/cm), (right) dot dose (1 =
0.1pC).
pattern generator and the fracturing software decide on the strategy on
how to fill an area. With constant beam current, the parameters available
for area exposure are the area dwell time and the area step size.
The exposure doses are given for each of those three cases separately,
and they have to be determined for each new resist system. Following grids
on fig. 5.34 were used for their determination, and later on in each single
exposure, because in case there were unexpected behaviors, the exposure
could immediately be checked solely based on the simple dose patterns
which would take 2-3 minutes to expose. An interesting effect happens
at high doses, where PMMA is known to re-crosslink. It starts with a
slight shadow around 15× the nominal dose, grows to full contrast reversal
around 30× nominal dose. The pattern remains in PMMA, as if it were
a negative electron beam resist, surrounded by a halo of developed and
removed resist, which received even far away from the pattern its clearing
dose due to the backscattering of the very overexposed pattern. Indirectly,
this is an observation of the zone that backscattered electrons can reach,
the β backward scattering parameter of proximity correction.
5.4.10.2 Dose determination
Dose determination is a starting point, it gives the information on how
much energy must be deposited by the electron beam to make the resist
solvable to the developer. But the energy may not only come from the elec-
tron beam that is drawing the pattern, but also from an adjacent pattern in
form of forward or backwards scattered electrons, more commonly known
under the name proximity effect, with well described models[132], and
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methods to extract the model parameters from test exposures[131]. Pa-
rameters determined in a student course for 100nm PMMA on Si extracted
forward and backward scattering constants of α=50nm and β=600nm.
There are an additional 200nm of copolymer and 400nm of SiN for the
SET samples, but the values clearly indicate that the scattering range
is similar to or farther than the entire SET structure. See also in the
appendix B on p.189.
In an ideal world, the exposure tool allows to simulate an exposure
including proximity correction. The used electron beam litho system has
this capability, but only for polygons, i.e. areas, but not for single pixel
lines and dots. This capability was only introduced in 2007[175], and
therefore not available in the early days of dose determination. With the
ability to simulate ruled out, matrix exposures, such as in fig. 5.35 were
done to figure the interplay of minimal spacings and sufficient doses.
Figure 5.35: Typical matrix exposure, varying source-drain spacing (hori-
zontally) and gate offset to source-drain baseline (vertically). Scalebar 3µm.
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5.4.11 PMMA-copolymer layer thickness change
Line edge roughness of the final Al lines continued to be an issue. After
some reflection, it was realized that the evaporant had a long trajectory
ahead of it after passing through the mask opening, i.e. after the 200nm
PMMA mask, there were still 400nm flight path to go before hitting the
substrate, which is not a long distance considering how far a distance was
traveled since the source, but a lot comparing the feature size desired as
shown in fig. 5.36. Furthermore, the 200nm thickness of a mask defining
Figure 5.36: Resist sandwich PMMA 200nm, copolymer 400nm
60-100nm wide structure required the use of deposition angles close to
the normal, only to be able to pass through the mask, while thinner mask
layer would have allowed for flatter evaporation inclination angles, allowing
for single pixel lines spaced farther away from each other. Even though
the passing from a PMMA-copolymer resist sandwich of 200nm-400nm to
100nm-200nm required small dose adjustments, the immediate result was
a sharper definition, as can be contemplated in fig. 5.37.
5.4.12 Undercut versus bridge stability
The undercut, which for the suspended bridges translates to lack of sup-
port through the copolymer layer, renders them fragile. At the same time
it is necessary to permit two inclined evaporation steps to overlap. The
undercut must be at least half of the spacing of the exposed single pixel
lines, since two adjacent halves contribute equally to join together. In
fig. 5.38, the undercut reaches about 200nm behind the edge, more than
sufficient to create a free-standing, non-supported PMMA zone between
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Figure 5.37: Resist sandwich PMMA 100nm, copolymer 200nm
Figure 5.38: SEM picture (45◦ tilt) after one metal evaporation step. Un-
dercut, freestanding areas of PMMA charge up more (brighter) than areas
supported by copolymer (darker). The grey outline on the half-figure on the
right retraces supported PMMA. The chargeup gradient between freestand-
ing and supported areas blurs the exact line. The crack leading from the
SET zone towards the back of the image formed during SEM observation
due to stress induced by heating of the resist. Scalebar=100nm.
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Figure 5.39: Double angle mask variations. The gdsii on the left shows
the SET structure, with the source-drain spacing d as the parameter being
varied. SEM pictures after one metal evaporation step. Due to the inclined
observation, the metal layer contours can be seen underneath the mask.
d=60nm: resist bridge breaks away during development. d=80nm: pinch on
opening visible (scalebar=200nm, valid for all). d=100nm: bridge formed,
but torn open due to tensile stress induced by Al film evaporated. d=120nm:
bridge formed, and stable. Scalebar=200nm.
two lines spaced by 200nm in the SET area. The balance between getting
an undercut and having a bridge sagging because not enough supporting
structures are around is a balance sometimes difficult to find. As shown in
fig. 5.39(left to right), minute changes to the spacing d between the ends of
the lines intended to be the source and drain electrodes may yield results
ranging from the whole structure being torn off, to perfect spacing, allow-
ing to contact the island of the other evaporation with two small tunnel
junctions, but also obtain a spacing where the island remains unconnected.
5.4.13 Low order sacrificial alignment mark
At one time, the gdsii was changed when the connectors where pushed
from a flat layout into a hierarchical subcell. That day, not a single SET
was patterned. After several exposures, and intensive old versus new com-
parisons, because the contents of the gdsii were unchanged, except for the
rendering hierarchical, the following analysis was made. Sometimes, es-
pecially after stage movements done with the x-y motors, that span more
than just one or two writefields, the stage or the electron beam does not
settle immediately or correctly, and the first few polygons of an exposure
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are blurry, out of shape, or not patterned at all. The order in which
shapes are patterned depends on their chronological order of creation in
the gdsii. Unless a different cardinal order is assigned to them in the gdsii
with the gdsii editor’s command ”order”, this sequence is not modified.
The blurring effect was hidden at first, because the big area structures of
the connectors were drawn in the very beginning, and because they are
large structures, the couple of missing or blurred meandering lines at some
random polygon edge went always unnoticed. Those connectors remained
fixed and unchanged, meanwhile the SET cells changed and had several
major revisions. The day the connectors were pushed down into a sub-
cell to make editing and selecting the remaining polygons easier, the SET
cells became to be the most ancient ones in the gdsii, and therefore were
moved from late in the exposure order of shapes to the initial positions.
During the exposure, nothing was there to protect them from being the
first structures to be exposed and therefore they were blurred out. This
behavior could be reproduced by other users of the local systems, but not
by the electron beam lithography system vendor, and might be related to
our model of pattern generator, although already replaced twice for differ-
ent reasons. To work around this strange effect or rather to avoid the fact,
low order sacrificial alignment crosses were inserted in every writefield,
and manually forced to have the lowest order number in the exposure,
hence the name low order sacrificial alignment mark. As fig. 5.40 top left
shows, the alignment mark is the first structure to be written (detail bot-
tom left) and because of that it is blurry, while the rest of the structure is
fine. The alignment marks are written in this order: first the large rectan-
gles: west(1), south(2), east(3), north(4), then the central fine cross(5,6),
finally the thin bars(7-14) forming the surrounding square, counter clock-
wise, starting from the west. The only lines patterned correctly are the
last three fine lines of the surrounding square, west to top-left(14), north
to top-left(13), and north to top-right(12).
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Figure 5.40: Low order sacrificial structure to avoid feature loss. Top
left: correctly and sharply patterned SET with connection lines. To the
right of ID number ”03”, a blurry sacrificial alignment mark can be seen.
Every writefield with critical structures (single pixel lines, dots) required
such sacrificial structures. Top right: the gdsii with the order numbers of the
shape on bright background, Bottom left: close up of the blurred sacrificial
alignment mark, where big rectangles 1(west) and 2(south) are missing, and
3(east) and 4(north) are patterned but have blurry corners. Bottom right:
sharp sacrificial alignment mark, written immediately after another one was
written. No blur, sharp corners. All scalebar=1µm, except top left where
scalebar=3µm.
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5.4.14 Layout design data
Since the process development was an iterative process, the gdsii is only
given here in the end, in fig. 5.41 as overview of the whole writefield,
including the low order sacrificial alignment mark, which is sharp because
the previous writefield was 50µm below, and therefore stage movement
was minimal, and stabilized within time for this writefield. The gdsii
layout data for the SET itself is given in detail view in fig. 5.42, with the
corresponding SEM picture.
Figure 5.41: Layout of Pt connectors (left), the structures written by elec-
tron beam lithography added (center) and the corresponding SEM picture
(right). Scalebar=10µm for all.
Figure 5.42: Gdsii layout of SET (left), composed of single pixel lines and
a dot, with the corresponding SEM picture (right). Scalebar=100µm.
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5.5 Evaporation
5.5.1 Note on barriers and tunnel junctions
The evaporation steps to deposit source, drain and island are the crucial
part the of metallic SET fabrication, because it is here that the tunnel
junctions are defined, and the they must have just the right capacitance
and resistance to allow for single electron charging effects.
All publications on metallic SET use tunnel junctions as barriers, ex-
cept one. Nazarov established that tunnel junctions are not needed to
provide single electron effects in a metallic island, but may be replaced
by an arbitrary scatterer, which however must be providing for sufficient
isolation between the island and the source and drain electrodes[176]. This
concept was proven in the experiment by Krupenin[177, 178] using highly
resistive Cr thin-film strips to connect an Al island to its Al source drain,
fabricating an functional SET. Between the Al and Cr evaporation, the
vacuum was not broken, and no oxidation step was done to form an Al2O3
tunnel junction between Al and Cr, the Cr lines are the arbitrary scatterer.
Processing-wise this has the additional advantage that no oxidation step
is required.
5.5.2 Melting temperature
Resist is not inert during the evaporation of the electrode material. The
glass transition temperature (Tg) of the used PMMA is approximately
95–106◦C. If the temperature gets higher, then the pattern is no longer
guaranteed, because the resist starts flowing. The high temperatures cause
a thermal load on the resist, which combined with ultra high vacuum leads
to outgassing of the organic polymers, and this gas is readily reintegrated
in the metal film being deposited, deteriorating or annulling its supercon-
ducting properties. This is especially a problem when superconductive
or ferromagnetic metals with high melting points are used. Direct IR-
radiation from the source heats the resist and the evaporation chamber and
is a major concern. The heat-up of the resist can be mitigated by evacuat-
ing the heat to the substrate it is sitting on, ideally one with high thermal
inertia, and then further to a substrate holder, ideally one which is actively
cooled. The heat up of the evaporation chamber itself does not get any-
where near the melting points of the used materials, such as Nb(2468◦C),
Ta(2996◦C), Fe(1535◦C), Co(1495◦C), Cr(1857◦C), Ti(1660◦C), which are
used by researchers interested in fabricating special junction sequences in-
volving supraconductivity, rather than in SET behavior. Nevertheless, the
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temperature of the chamber may get close to the limits allowable for the
resist.
One solution to steer clear from resists during evaporation steps is to
use only non-organic masks. Two examples are given.
On a Si substrate, a SiO2 layer is grown as spacer layer for the undercut,
and a Si3N4 layer for the masking. A PMMA layer on top is patterned by
electron beam lithography, then the pattern is transferred into the Si3N4
by RIE, and finally, the SiO2 is etched by BHF to provide an undercut.
The mask is ready for a two/three step oblique evaporation[179, 180].
A PMMA layer on top of an SOI wafer is patterned by electron beam
lithography. RIE transfers the pattern into the Si layer, then the BOX
layer is BHF etched to provide the necessary undercut[181].
Those techniques can create very fine SET, with close to perfect electri-
cal behavior. But the suspended structures remain there after evaporation,
which is no problem if you want to characterize the SET, but which is a
problem if you want to use the SET as a probe. To remove the SiO2
supporting layer alike a ”liftoff” process, BHF can be used as an etchant,
but it also etches many metals, and the SiO2 of the natively oxidized Si
substrate, making adhesion a tricky business, tricky to the point that it is
not done.
But to avoid such elaborate schemes, many SETs are realized using
low melting point metals, one of the reasons for Al(Tf =660◦C) being so
popular. An even more important reason for selecting Al is of course its
stability and quickly formed oxide.
5.5.3 Critical temperature for superconductivity
Another attribute rendering Al attractive for the investigation of super-
conductivity, is that it is superconductive below Tc=1.18K , and an all Al
SET will become a SISIS structure if cooled enough (where S stands for su-
perconductor, I for insulator, and N normal conductor). The fabrication
of SNS and SIS Josephson junctions was the motivation for developing
the two angle shadow evaporation technique[91], and Josephson devices
remain a researched area[182, 183].
Other low melting point metals such as Cu(1083◦C), Pb(327◦C) and
Sn(232◦C) play minor roles, and are used because Cu remains normal con-
ductor and Pb(Tc=7.20K) and Sn(Tc=3.72K) are superconductive before
Al(Tc=1.18K). A superconductor-insulator-normal conductor-insulator--
superconductor (SINIS) structure based on an island in Al and on source
and drain in Pb or Sn, can be rendered SISIS and back SINIS, merely
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by adjusting the cryostat temperature. This works for any adequately
designed Josephson junction structure using those metals.
5.5.4 Metal layer formation
Metal evaporation is a standard cleanroom technique, and rarely intricacies
such as film granularity need to be considered. Later in fig. 5.43 it will be
shown to be an issue.
Metal evaporation is a form of physical vapor deposition (PVD), where
enough energy is provided to the source material to permit its particles to
be emitted. This can be done by resistively heating the source material,
or by electron beam bombardment heating it, or by sputtering, where
ions (e.g. Ar) are smashed into the surface to break free source atoms.
The mean free path is the distance traveled between two similar events,
such as elastic collisions of molecules in a gas. In PVD the goal is to
guarantee that the freed particles of the source material are hitting the
substrate and are not interacting with anything in between. The mean free
path must be bigger than the distance source to target. Using the hard
sphere gas model, the mean free path is given by lmfp = kB/
√
2pid2 · T/p
and using values obtained for the Al evaporator dAl=0.26nm, T=300K,
p=10−5mbar=10−3Pa, one finds lmfp=13.8m, sufficient by a large margin
for the 40cm ”throw distance” in the evaporator used. A side effect of long
throw distances is the collimation of the vapor, avoiding that an SET on
the left of the substrate looks very different than the one on the right.
When the travelling atoms in vapor phase hit the substrate, they un-
dergo a phase transition to solid. This is not a uniform process, and
depends on nucleation, which is the surface and interfacial energetics of
the substrate and the condensing atoms[184]. Three growth regimes are
distinguished, namely monolayer formation, where the atoms are more
strongly bound to the substrate than to each other, island growth, where
the interaction between atoms is greater than with the substrate forming
three dimensional nuclei, and the mix of it layer plus island growth. The
substrate temperature will remain low, low enough to preclude it from
allowing for bulk diffusion of atoms. Therefore the film microstructure is
composed of tapered columns with domed tops and the columns are sep-
arated by voids[184]. These insights were not verified, but they set the
strategy for evaporation, which was to have high rates of deposition to not
switch from one growth regime to another in the process.
Another indication comes from the observations[185] that a more uni-
form film quality, judged by the roughness of its topography, is yielded by
using highest possible evaporation rates, lowest possible chamber pressure,
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and baking out the chamber prior to evaporation to eliminate background
oxygen and water.
5.5.5 Al native oxide growth kinetics
Metal oxide barriers are very popular because they are easy to form by
just exposing the metals to oxygen. But the phenomenon must first be
explained before it can be controlled.
Al exposed to air forms within a few seconds a 2-3nm thick native oxide
film at room temperatures. The oxidation is initially extremely rapid, but
after short time drops to very low or negligible values, as a stable film is
formed, which impedes further growth[186, 187, 188].
The first oxygen atoms arriving at the unoxidized Al surface react there
and form immediately an oxide film. The solid reaction product Al2O3
separates the two reactants Al(solid) and O2(gas). The Al–O2 interfaces
turns into two interfaces Al–Al2O3 and Al2O3–O2. Any further reaction
requires that one of the two reactant crosses through the formed oxide.
Free metal electrons pass from the metal through the oxide film to adsorbed
oxygen on the oxide film by tunnel effect or thermionic emission, while the
latter is neglectable at room temperature, as well as concentration driven
diffusion. Some of the adsorbed oxygen atoms become anions O− or O2−.
An electric field is established across the oxide layer, between the Al surface
and the O anions. When the oxide layer is thin, that field is very strong,
and every Al3+ that escapes from the metal is pulled by the field across
the oxide layer to the anions, to form more Al2O3, and the film thickness
increases. The limiting condition is where the film is too thick to allow for
electrons tunneling through it. The behavior of holes and O− O2− anions
is reverse but analogous.
The core message of these paragraphs is that the limiting factor for
oxide growth is the electrons no longer being able to tunnel through the
oxide barrier. To form a tunnel junction adequate for an SET, the oxida-
tion must stop before the reaction is self limiting, otherwise no electron
tunneling and no charging effects will ever happen. To stop the oxidation,
the reactant oxygen must be removed. The oxide layer must be protected
from further oxidation, which would immediately occur should the Al2O3
covered Al ever see oxygen again. Conveniently enough, adding the second
Al electrode of an SET, provides both defining of the junction area and
protecting it against further oxidation. All other areas of the Al electrodes
can oxidize up to their final native thickness without interfering with the
charging effects of the defined junction.
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5.5.6 Al oxide tunnel junction formation
An Al film is evaporated, and in situ oxidized, forming out of the top
layers of Al film a layer of Al2O3, then the second metal is evaporated,
and the couple of atoms thick Al2O3 layer between the initial Al and the
second metal forms a high quality tunnel junction. If no Al is planned as
conductor, a very thin Al layer can be evaporated and completely oxidized,
furnishing the tunnel barrier.
As example for the former are the transport experiments in ferromag-
netic – nonmagnetic – ferromagnetic SETs based on Co-Al-Co[189], or
based on NiFe-Al-NiFe[190]. The magnetoresistance studies are done with
the Al island in the superconducting state.
As example for the latter are the junctions in ferromagnet-insulator-
ferromagnet (FMIFM) trilayers that have been realized by first evaporat-
ing a 1nm thin Al film, then performing in a lightly pressurized loadlock
a complete in situ oxidation[191]. The authors have estimated the fi-
nal AlOx thickness, based on bulk values for Al and Al2O3, to be 30%
larger due to the incorporation of oxygen in the Al lattice. From the
ratio molecular weight Al/density Al1
2 (molecular weight Al2O3/density Al2O3)
= 26.98/2.701
2 (101.93/3.97)
= 0.78 where
ρAl2O3 = 2 × 26.98 + 3 × 15.99, and 12 adjust to a 1:1 Al atoms ratio, it
can be estimated that in the growth of 1nm of Al2O3, 0.78nm of Al is
consumed, and in the growth of 1.28nm of Al2O3, 1nm of Al is consumed.
Aluminum is often used for metallic SET transistor, because a tun-
nel barrier can easily be created by a controlled oxidation, giving a good
junction. Because Al is superconductive, at low temperatures a magnetic
field must be used to extinct the superconductivity. Or a normal (non-
superconductive) metal can be used.
Chromium differs from Aluminum in that it does not oxidize as will-
ingly. The time necessary is much longer, such as 15h at 2×104 Pa at room
temperature[192]. This could be reduced to 30s or minutes by exposing
the Chromium to oxygen plasma at 0.5 torr (66.5 Pa)[193]. Exposing Alu-
minum at room temperature to room pressure would result in a native
oxide film that is too thick to exhibit any charging effects.
There is no method or consensus on how to fabricate tunnel junc-
tions of a certain resistance in the literature other than varying oxida-
tion time and pressure until the required range is found. Furthermore
this is challenging to repeat with the local setup, because minute changes
in evaporation rates and inclination angles can cause (on that scale) big
geometric changes of the junction section, which directly changes the re-
sistance. Resistance tests on single junctions (each measurement is the
mean of 4 junctions), identically patterned and developed, 1st evapora-
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oxidation time[min] 0 1 2 3 5
resistance[kΩ] 0.92 57.0 243 171 149
Table 5.1: Junction resistance vs oxidation time at 1mbar
tion, oxidized varying time, but with comparable pressure and process,
2nd evaporation, yielded results with some trend, but were difficult at best
to interpret. Table 5.1 shows that oxidation increases the tunnel resistance.
But the conditions in the evaporator varied more from one evaporation to
the other than from one oxidation time length to the other. However,
oxidation had an effect as the 0 minute oxidation sample confirms. To be
sure that the resistance was over the minimally required resistance quan-
tum RT = he2 ≈ 25.8kΩ, oxidation had to be at least a minute, and was
set to two minutes to have a margin, given the imprecise nature of the
measurements.
An attempt of explanation is to be found in the nature of the evapo-
rator. Oxidation was done in a ”dynamic vacuum” as opposed a ”static
vacuum”, i.e. the chamber could not be isolated from pumps and flooded
with oxygen to a certain pressure, then be left to itself for two minutes.
The turbomolecular pump could be put in a standby mode with reduced
pumping power. Then oxygen could be introduced through a needle valve,
and the control of the influx of oxygen, compensated by volume removed
by the pump would create the pressure inside of the chamber.
How much oxygen is there available on the surface of the Al? In surface
chemistry, when a surface is exposed to a gas, the dose of the gas deposited
on the surface is expressed in Langmuir, i.e. a monolayer deposition of the
adsorbate, 1 Langmuir, is deposited at 10−6 Torr in a second. dose =
pressure × time. This is if every gas molecule sticks to the surface. At
1.33mbar(1Torr) it happens in a µs, therefore the oxidation reaction is
not oxygen limited under these conditions. This thesis is not about oxide
growth kinetics, but its understanding is key, for it allows for educated
guesses of appropriate processing conditions. Therefore the oxidation time
1-2 minute range at 1mbar was carried forward, because those parameters
produce a usable resistivity value and a junction which is not affected by
the graininess of the producible Al films.
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Figure 5.43: Al film quality before and after liftoff. SEM picture (tilt=45◦)
of Al evaporation 100nm thick on resist stack before (left) and after
liftoff(right). The granularity of the Al film precludes the use of this evapo-
rator, at least with its current process parameters. Scalebar=300nm.
5.5.7 Existing evaporator
The first evaporation result with the cleanroom’s standard Al evapora-
tor had a major problem with the grain size, to the point where it was
not possible to conceivably use it, as clearly is demonstrated by fig. 5.43.
Furthermore, the evaporator could not change the sample inclination with-
out breaking the vacuum, nor could the chamber be flushed with oxygen
to grow tunnel junctions.
5.5.8 Dedicated evaporator
A thin film deposition system from tectra GmbH. was received on loan
from the Nanophysics group at ETHZ. It is a modular general purpose
system, with bell jar, fitted with thermal evaporator, an electron beam
evaporator, a quartz microbalance. And most importantly: the sample
holder can be inclined any angle (all 360◦). A so called feed through collar
with free ports allowed for the addition of following three items, connected
by means of standard CF flange components.
Highly pure oxygen gas was fed through a needle valve. An N2 gas line
was added to flush the chamber when at ambient pressure, to reduce water
film adsorption on internal surfaces. A thermocouple (Chromel-Alumel)
was installed at close vicinity (< 1cm) of the sample holder and the readout
was done through a general purpose multimeter. This was done to be able
to observe the sample temperature evolution during evaporation.
The Al foil which was fitted initially to protect the evaporator walls
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against Al deposition from the resistive ”all directions” heater, was re-
placed by stainless steel sheets (0.5mm thick), with half centimeter clear-
ance from their bottom to the chamber floor, to avoid cut off volumes.
The folded Al foil had created trapped and stagnant volumes, which in-
creased the pumpdown time by at least a factor of two, a fact noticed and
appreciated only once the change was done.
A quartz crystal microbalance based thickness monitor[194] was pro-
grammed for Al and the evaporation geometrical offset tooling factor, and
calibrated successfully. The thickness indications were of a resolution of
0.1nm. The frequency change caused by a mass addition on the surface of
a shearmode thickness oscillator is used to determine the thickness change,
with the formula δf/f = −δm/ρQAt, where f is the quartz oscillation fre-
quency, ρQ the density of quartz, and A the shear surface area and t the
thickness of the quartz.
5.5.9 Evaporation sources
The evaporation source must provide the evaporant with sufficient energy
to be emitted from the solid evaporant. This is usually done by heating the
evaporant. The evaporator is equipped with a thermal evaporator, and an
electron beam evaporator. The few evaporations done with the electron
beam based evaporator proved unstable at best. Its small crucible led to
situation where not enough thermal inertia would lead to thermal runaway
conditions, where within a short time laps a very slow rate evaporation
could exponentially grow out of control to a very high rate, the whole
crucible would overheat, simultaneously the chamber pressure would raise
to the point where the pressure interlock would turn of the power supply
of the evaporator, all this before an operator had the time to reduce the
filament current. Therefore the thermal evaporation was preferred. The
best way to hold an evaporant during evaporation is to contain it within
itself, e.g. an electron beam heating a small zone in a larger pill/coin of
evaporant. Thermal evaporators directly touch the evaporant, such as a
twisted W wire, which has the evaporant sitting on it, and when reaching
latter’s fusion temperature, it will through wetting adhere the W twisted
wire. Evaporation is straightforward, unless you do something special,
such as more than one evaporation in the same run. In the case of Al rods
melted on a W wire, the two of them form an alloy, which firstly makes
that the evaporant is no longer pure Al, and secondly renders the W wire
very brittle, so brittle that the thermal cycle for the second evaporation
step would sometimes induce sufficiently stress in the W wire to rupture
it. The direct contact between source and evaporant was avoided by using
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a BN crucible, heated with a W wire basket.
5.5.10 Illustration of the two evaporation steps
The result of a double angle evaporation of Niemeyer-Dolan type evapo-
ration is shown in fig. 5.44.
Figure 5.44: Double angle evaporation with schematic overlaid insets. The
insets (top left) and (top right) each have outlined one of the two evaporation
steps visible in the main picture (scalebar=100nm).
5.5.11 Mask clogging
When evaporating a material through a mask, mask clogging is generally
speaking not an issue because the evaporated thickness is not comparable
in size to the mask opening, except for techniques as Spindt tips[146, 147],
where clogging is the core requirement of the process.
In this process, however, the evaporation of a 30nm thick Al film will
have some evaporant stick at the mask edges and the effect will be seen be-
cause the mask opening is only 80-100nm wide, this is the mask clogging
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effect. The clogging is amplified by the two angle evaporation, because
the first evaporation under angle clogs not just the top edge of the mask
opening, but its whole exposed (at glancing angle) side. In fig. 5.45 the
measured diameter and width are measured for first and second evapo-
ration, and the changes are from 100nm to 70nm, and 86nm to 44nm,
respectively. This effect is very hard to model, and depends a lot on the
evaporation steps, which have their small built-in variations, which is one
of the reasons why part of the fabrication process is based on trial and
error as in fig. 5.39. Evaporation is not a trivial task, and time was spent
Figure 5.45: SEM picture of line width narrowing due to mask clogging.
Evaporant deposits on mask edge and reduces opening. Diameter of island
di and width of source/drain wi are smaller for 2nd (i=2) than for 1st (i=1)
evaporation.
trying to understand and render double evaporation possible.
5.5.12 Liftoff
Liftoff relies on the solvent removing the resist underneath, and the evap-
orant itself. For very thin PMMA and large surface, it can take half an
hour and more, and is best done assisted by ultrasonic agitation (1MHz),
to avoid that released metal redeposits on the substrate.
Liftoff is also the step which revealed adhesion problems of previous
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steps, when entire patterned areas also peel off. In the current process,
a post development bake, below vitreous transition temperature, i.e. at
90◦C for 90s had to be introduced, in order to dry the resist from the
developing step, followed by a 10s oxygen plasma treatment, to clean the
freshly exposed substrate, without destroying the fine surrounding mask
structure. The combination of those two steps made that during evapora-
tion, the resist did not outgas anymore to the point to no longer permit
the evaporated layer to stick.
5.6 Scanning probes
The scanning probe itself is one of the four important items that were
isolated in subsection 2.1 on p.7. The initial research direction was to
microfabricate the sharpest tip apexes possible, to obtain high lateral res-
olution, then to batch microfabricate them[148, 195, 196].
Current AFM probes are fabricated following a de facto industry stan-
dard size as shown in fig. 5.46: from a handling part, also called chip or
probe body, of about 3400µm×1600µm×525µm 8, a cantilever extends
and carries the tip. The cantilever’s dimensions determine its spring con-
Figure 5.46: AFM chip dimensions. The trapezoidal cross-sections are
due to wet anisotropic etching, and are at an angle of 54.78◦ correspond-
ing to the inclination of the <111> plane with regards to <100> plane.
Dimensions 3.5mm×1.6mm×390µm or 525µm.
8The thickness depends on the substrate: 4 inch wafers, single or double side pol-
ished, are 525 and 390µm thick, respectively.
131
5.7 Tip functionalization Chapter 5. Experiments
stant, k = Et3w/4L3 where E is Young’s modulus, t is the thickness,
w is the width, L is the length of cantilever, and resonance frequency
f0 = 0.162
√
E/ρ · t/L2 and thereby its application to hard or soft sam-
ples, to contact or non-contact mode, etc. . Tips are commonly bought
from AFM probe tip manufacturers, such as from one of today’s market
leaders, nanoworld.ch.
5.7 Tip functionalization
It has not been long until these tips were functionalized, i.e. rendered more
apt for specific applications. Microcast SiN tips molded in Si tip molds
formed by KOH etch are rendered sharper by low temperature thermal
oxidation[197] of the Si forming the mold. The oxide grows ununiformly
towards the mold’s ”pit apex”.
Coating a tip with diamond (vapor phase deposition) makes a tip
harder and more wear resistant[198, 199].
Coating a tip with magnetic material allows for magnetic force imag-
ing, requiring a two pass approach: First the surface is scanned in con-
tact/tapping mode to obtain the topography. Then the tip is lifted off the
surface and scanned in non-contact mode, using topographical information
collected beforehand, in constant height over the surface. The magnetic
tip now translates any magnetic force gradient into a resonance frequency
shift.
Using highly doped semiconductors or coating it with metal renders a
tip conductive, opening the door for applying a voltage between an tip and
the sample, apt for scanning gate applications or STM type spectroscopy,
and performing electrostatic force microscopy, revealing material proper-
ties such as capacitance, surface potential, charge or dopant distribution,
dielectric properties.
But it can be made even more complex, versatile and interesting, by
integrating complete devices on tips. Semiconductor manufacturing steps
are two dimensional, planar processes. Their technological transfer to three
dimensional environment of a scanning probe tip is not straightforward.
Just the application of resist alone to a tip, all while guaranteeing constant
thickness, at least for the to be patterned area, can be a major obstacle to
overcome. Solutions to conformally coat three dimensional structures are
found in ”direct spray coating”[200], where resist is dispensed through an
atomizing nozzle on a rotating wafer, or in ”float coating”[201], where the
structure is immersed in water, the resist is dripped on the water to form
a film after the solvent has evaporated, and it deposits upon draining of
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the water on the structure, or ”droplet on demand coating”[202], where
resist is deposited not unlike an inkjet printer.
If the problems inherent to techniques for transferring patterns to three
dimensional structures are solved, it allows for all devices, that were possi-
ble to be realized planarly beforehand, to be realized on scanning probes,
either on tips, flattened tips or pyramidal tips, or just on the probe edge.
Examples are a scanned thermocouple[203], detecting magnetic fields
with a scanning Hall probe[204] or a scanning superconducting quantum
interference device (SQUID)[205]. detecting electric fields with a scanning
QPC[206].
5.8 Tuning fork based scanning probe micro-
scope
5.8.1 Tuning forks as frequency standard
In non-contact or dynamic mode, when the interaction force between tip
and sample changes e.g. due to a topography change during scanning, it
causes a shift of the resonance frequency of the cantilever which is used
to determine the z-distance (or any seeked image information). The fre-
quency shift is due to the gradient of the tip-sample interaction force,
whereas contact mode force microscopy is directly sensitive to the force.
This is only true for small oscillation amplitudes[207], because for bigger
amplitudes, the range swept in the frequency shift-distance curve, analo-
gous to the force-distance curve of the static mode, is too large and cannot
be linearized. Therefore, a robust solution must have small oscillation
amplitudes.
The easiest mode of operation is to excite the oscillator and when inter-
acting with the sample topology, observe the shift in resonance frequency,
amplitude change and phase change. Both amplitude and phase signal
are a mix of the tip-sample distance and the resonator quality factor, and
they cannot be separately observed[11]. When the phase is kept constant
at 90◦ using variable excitation frequency and the sensor’s amplitude is
controlled, then the resonance frequency can be used as a measure of the
tip sample distance.
For non-contact modes the oscillators themselves are the limiting fac-
tor. The amount of energy dissipated to maintain the oscillation should be
as small as possible, or in different terms, the quality factor should be high.
This yields higher sensitivity, with the drawback of decreased bandwidth,
i.e. slower scanning speed.
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Quartz (crystalline SiO2) is piezoelectric, which allows it to be actuated
just by applying an electrical field across it, and at the same time allowing
for detection by observing the current signal. It has almost no internal
mechanical losses, meaning little dissipation. This is why it has been cho-
sen long ago in the watch industry, where energy consumption directly
limits the battery life. While newer watch crystals run in length/width
extension or shear mode, or even at higher frequencies for increased stabil-
ity, early and initial developments and today’s standard and mass market
products use the tuning fork based oscillating cantilever or prong design at
32768 Hz, a frequency, which is easily divided by a chain of 15 D-flip-flops
(delay flip flops), to 1 Hz, ideal to pace a step motor driving the seconds
hand of a watch.
A two prong, U-shaped quartz tuning fork, electrically connected in a
way that when oscillating, the prong ends move in counter phase, i.e. one
prong mirrors the other with regards to an imaginary mirror plane through
center of the U, i.e. both prong ends move away from the imaginary
centerline, and move towards it simultaneously. This has the additional
advantage that the tuning fork barycentre (center of mass) stays at rest,
and no resultant force or momentum is perceived by the overall structure.
.
Figure 5.47: Wireframe model of a tuning fork
The resonance frequency of such a tuning fork can obtained by measur-
ing the prongs and calculating the bending of a cantilever with quadratic
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cross-section, which is
f0n =
(knl)2
2pi
√
12
√
E
ρ
t
l2
where f is for frequency [Hz], with Young’s modulus E = 78.308 GPa 9,
density of quartz ρ = 2650 kg/m3, prong length l = 2370 µm, prong
thickness t = 220 µm. The term (knl) is the n-th solution to what remains
after solving the equation of movement for flexural vibration of a cantilever
clamped on one side and free on the other, i.e.
cos knl cosh knl = −1,
and the first three modes are
(k0l) = 1.875, (k1l) = 4.694, (k2l) = 7.855.
The value (k0l)2 is sometimes also called fundamental frequency f0=3.516 .
Introducing this solution into the equation gives the zero-th solution f00 = 34386 Hz,
a value which will decrease due to the additional mass deposited on the
prongs when metalized to establish electric connection, and then further
will decrease when laser trimming removes material in the center of the U
structure, making the prongs longer, or increase when laser trimming evap-
orates and removes electrode material near the prong ends, all to arrive at
the final frequency of 32768 Hz, the 215 frequency standard.
5.8.2 Tuning forks as force sensor
The first reported use of a quartz tuning fork as force sensor was for
scanning near-field acoustic microscopy[208], where the bare prong corner
was used to scan a grating, resulting in µm resolution, an achievement
for a unpretentious prong corner. Any oscillator can be used, such as a
rod-shaped 1 MHz length extension quartz resonator[209], but the higher
stiffness gives lower sensitivity, and the higher frequency a faster response.
A huge benefit of tuning fork is that they are self-actuating and self-
sensing, i.e. no additional readout mechanism is required, an advantage
which was rapidly understood by many, and taken as an invitation for
exploring a new field.
To remedy the poor lateral resolution of bare prongs sharper tips were
used. Electrochemically sharpened W, Fe[210] and PtIr[211] wires, can-
tilevers broken off AFM probes[212, 213], microfabricated tips[214], tips
9Private communication, Silvio Dalla Piazza, Microcrystal, Grenchen, Switzerland
135
5.8 Tuning fork based scanning probe microscope Chapter 5. Experiments
Figure 5.48: FEM analysis of prong, cantilever and tip movement. The
front and top view insets of the concept show how x-y plane movement of
the prongs is transformed via the cantilevers into a z-axis movement of the
tip. (Image courtesy Terunobu Akiyama).
broken off the cantilever of an AFM probe[215], were epoxy-glued to one
prong end, allowing to achieve lateral resolution orders of magnitude higher
than just with a prong corner, and the ability to do more than just topog-
raphy, such a scanning gate or magnetic force measurements. The major
drawback is that each probe is assembled manually, one by one. The first
batch fabrication process targeting to turn tuning forks as into oscillatory
force sensors was defining of polymer tips[216] with an inclined lithography.
Important contributions for the understanding of the frequency-mo-
dulation non-contact AFM technique[217, 218, 219] and in using quartz
tuning forks as force sensors[220, 221, 222] were made by Giessibl et al. The
asymmetrical addition of weight on only one prong has the disadvantage
that the tuning fork becomes slightly unbalanced and its quality factor
diminishes. This can be overcome by blocking one of the prongs as done
in the Qplus sensor[220].
Or it can be solve by inventing a new class of devices[145, 223, 224].
A tuning fork is used to drive and sense a cantilever probe. A microma-
chined cantilever, exhibiting a monolithic, sharp tip, is glued to the side of
both prongs, adding the same amount of weight to both, maintaining the
mechanical oscillatory symmetry, and creating an out of plane cantilever
and tip movement. The spring constant of the probe can be chosen by de-
signing the cantilever. In some applications, like for imaging with atomic
resolution in high vacuum, it is preferable to directly use the stiff prong
of the quartz tuning fork as lever, which has compliance in the order of
a few kN/m. For other applications like imaging biological samples, bet-
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ter results will be achieve if the spring constant of the probe is less than
0.1 N/m. By changing length and section of the cantilever, the desired
spring constant can be achieved.
Batch fabrication and assembly are possible[225]. As the cantilever is
Figure 5.49: TF to AFM-chip assembly process: (a) Epoxy resin is applied
to the TF in three locations. (b) The cantilevers are aligned with the TF and
assembled. (c) The TF with cantilevers are separated from the cantilever
holding wafer.
microfabricated, all techniques in the arsenal can be used to functionalize
surfaces or design devices, similarly to what was exposed for the function-
alization of AFM tips, cf. fig. 5.7. This lead to conductive probes[226],
and electrically shielded probes.
5.8.3 Microfabricated AFM-chip-cantilever with tip
Most AFMs are built to accommodate a de facto industry standard size
chip that has a small protruding cantilever carrying the tip (cf. fig. 5.46,
while tuning fork based approaches considered the tips to be an add-on
to the tuning fork. In order to become a drop in replacement for existing
probes, above form factor had to be emulated. All silicon parts (cantilever,
interconnecting beams and base) were monolithically microfabricated as a
single chip. The TF was subsequentially assembled onto this chip[227].
The four straightforward ways to accomplish this are shown for TF on top
side (non bulk micromachined) placement in fig. 5.50, and for TF on back
side (bulk micromachined) placement in fig. 5.51. A vertically inserted
TF causes a weight balance dissymmetry on the tuning fork prongs and
therefore a worse quality factor than the horizontally inserted TF, which
applies (ideally) the same weight. The driving factor for choosing one
of the approaches is the mechanical clearance of the tip. The length of
the cantilever defines the probe’s stiffness, which is why the TF is better
not placed on the same side of the cantilever where the tip is pointing
out, otherwise the handling chip must be held almost perpendicularly to
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Figure 5.50: AFM-cantilever-probe chips, TF inserted from top side, ver-
tically(left) and horizontally(right) oriented.
Figure 5.51: AFM-cantilever-probe chips, TF inserted from bottom side,
vertically(left) and horizontally(right) oriented.
the surface to allow the tip to see the surface and the TF not hitting
simultaneously. For top side inserted TF with tips on the opposite side,
this mechanical clearance problem is reduced to a couple of degrees of tilt
of the chip and therefore also the tip with regards to the surface. This is
not an issue for bottom side inserted TF, reason for why it was chosen.
The electrical connections to the sensor will add some tilt in this situation
as well, but this is another problem.
5.9 Scanning probe single electron transistor
Blatantly generalizing, the surface of a 2DEG sample is perfectly flat, with
the notable exception of the lines defining the electrical devices fabricated
by locally anodically oxidized GaAs or Ti layer, which bulge out up to
10nm high[228, 144].
This topological predictability allows for simplification because the z-
range excursions of the scanner will be small, and a very stiff cantilever can
be chosen. This favored the use of a bottom inserted vertically oriented
TF as in fig. 5.51(left).
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Therefore, a AFM handling chip with protruding cantilever with SET
at the tip will be designed.
5.9.1 Microfabricated AFM-chip-cantilever with sin-
gle electron transistor
The body of the chip is done by wet anisotropic etching, one of the core
Si microfabrication techniques. The anisotropy expresses itself in different
etch rates for what appears to be different crystalline planes. The term
appears is chosen because — like many other fundamental manufactur-
ing techniques — it is heavily used, at the level of the phenomenon well
observed and described[229, 230, 231, 232, 233, 234, 235, 236, 237, 238],
but at the physico-chemical level, it is still not well understood, although
promising theoretical work[239, 240] assimilates the etching process to a
”peeling off” of the crystal planes of lowest apparent etching rate, which
is the {111} plane. There is a general consensus on that those planes ap-
pear during etching along edges parallel or perpendicular to the <110>
direction on a {100} wafer. But what exactly happens in a convex cor-
ner, where two <110> edges meet, is unclear, especially because it heavily
depends on the etchant, e.g. concentration, temperature, usage or age,
dilution with alcohols or other additives, batch circulation, orientation in
the bath, etc. .
As an illustrative example of a subtractive pattern transfer the KOH
etching step is now given in great detail. In fig. 5.52(top), the photomask
is shown. The layout shapes in blue are found as opaque zones on the
photomask (this pattern transfer is done externally at a mask shop). The
Si wafer has a 400nm thick thermally grown SiO2 layer, whereupon a
positive photoresist (AZ-1518 by MicroChemicals) is spin coated, then
exposed with above pattern. After the development step, the exposed
areas are wet etched away with BHF or dry etched with an RIE. The
wafer is put into KOH etchant for a determined time, until about 10µm of
Si are left (of an initially 390µm thick wafer). In fig. 5.52(bottom) one can
distinguish the bare Si (bright, yellow tone), also called the ”etch bottom”
with a characteristic irregularity reminding of bubbles. The untouched Si
(fair, red-brown tone) shows the areas which were protected by the SiO2
mask. The dark (almost black) areas are the {111} planes which at 54.78◦
do not reflect light of the optical microscope illumination. Notable are the
corner compensation structures on the layout. On the left side the two
big rectangle-form extensions at 45◦, on right of the center two pairs of
fine top-bottom lines protecting each one of the two thick arms extending
to the right from the body of the chip, and finally two top-bottom lines
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Figure 5.52: Layout mask for the KOH etch step (top), and patchwork
optical microscope picture of etch result (bottom). Scalebar=1mm.
reducing the receding of the convex corners of the large membrane area.
The lines protect because they are based on edges parallel to the <100>
direction, and the etchant has to nibble away the undercuts at the end
of the lines, which is much slower than perpendicular to the chip surface.
A nice detail on the photo are the bright areas (green) where the corner
compensation structures used to be. Those areas are the remanents of the
SiO2 etch masks. KOH etches SiO2 at a much lower rate compared to Si
(50:1), but the end effect is that they are removed with some time lag.
5.9.2 Metal lines prepatterning with lift off resist
The future cantilevers are prepatterned with the metallic connectors. This
is done with a LOR[241] resist process. LOR liftoff resists are PMGI (poly-
dimethylglutarimide) based and are used in combination with conventional
positive resists for lift-off processes. Its function is analog to the copoly-
mer in the liftoff used to define the SET. LOR develops isotropically and
faster than a top layer resist, creating a reentrant sidewall profile, i.e. an
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Figure 5.53: LOR process. Left: Resist with developed (removed) lines
showing in blue (dark tone) with undercut (bright tone). Right: Metal lines
after liftoff, line width=2µm, line pitch=10µm.
undercut, which ensures that a deposited film has a discontinuity, at the
exposure edge, which facilitates liftoff. A Pt layer was deposited with a Ti
adhesion layer, then liftoff was done.
5.9.3 Single electron transistor patterning on AFM-
chip
This step was designed to be identical to patterning on the testvehicle.
The only increased difficulty was the resist spinning on substrates which
already were backside etched. The traditional vacuum chuck to hold the
samples during spinning would have broken the nominally 10µm thick
SiN/Si membranes, therefore a solution using low adherence Silicone films
(gelpak) attached to the vacuum chuck for the two spinning cycles had to
be worked out. The same technique was used to pattern the resist for the
RIE release down the road in the process.
5.9.4 RIE release
The SET had to be patterned on the cantilevers before the cantilevers were
fabricated, because otherwise it would have been impossible to obtain an
uniform electron beam resist layer, given that the structure has to be at
the edge of said cantilever. Therefore, a technologically and electrically
challenging RIE etch step had to be done.
It was technologically challenging, because the masking layer for the
RIE etching was to be defined by photolithography, and photoresist devel-
opers are usually NaOH based, which dissolves also Al, the material that
the SET is made of. Therefore the structures had to be covered entirely in
resist at all cost, and mask alignment was very critical. If the SET is too
close to the edge of the protecting mask, then the developer dissolves it,
if the SET is too far from the edge, the spatial resolution during scanning
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Figure 5.54: AFM chip after RIE for release perforations. Both upper and
lower optical microscope pictures are top views of the chip (patchworked
together). The illumination is from the topside (top=incident light) and
backside (bottom=transmitted light). The perforated lines allow the attached
flaps to be broken out. Consider the pads sized 200µm×200µm as scalebars.
will be bad.
It was electrically challenging, because the SET’s tunnel barriers may
be destroyed by electrostatic discharges in the process of fabrication, an
effect known in CMOS process technology as the antenna effect, and which
is discussed in more detail in subsection 5.9.6 on p.148. Fig. 5.54 shows
the four pads with metal lines leading from the body of the AFM-chip
through the fine cantilever to the tip area, with the two sideways leading
designated rupture points. The transmitted (shine through) illumination
shows where the membrane is supported by thick silicon (dark) and where
it freestanding (bright). The through-illuminated lines (white) show where
the RIE has etched through the membrane.
5.9.5 Tuning fork insertion
The TF has now to be glued into place. The recess in the AFM-chip
body is not very accessible, and electrical connections can be established
only with higher order dexterity. Therefore a shark fin, cf. fig. 5.55, was
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glued with isolating epoxy to the proximal end of the TF, and with elec-
trically conductive epoxy lines were drawn from the TF pads on to the
fin, allowing for electrical connection at a more accessible place, once the
TF would be glued into place. In fig. 5.56, the result of the anisotropical
KOH etch from this side, and the through holes etched by RIE from the
opposite side can be admired. The central body of standard AFM-chip di-
mensions is supported only by the 10µm thick surrounding Si membranes,
and respectful handling of the samples is recommended, because any in-
advertedly supplied shock may prematurely release, as seen in fig. 5.59, an
AFM-chip-cantilever-SET without any easy or practicable way to add-on
the required TF. Before the sharkfinned TF can be assembled to the hold-
ing chip, the three 0.5µm wide flaps, already free on three sides, but still
holding on to the membrane through their forth perforated one, have to
be broken out, as hinted on fig. 5.58. Their role is to protect the Si can-
tilever extending to the distal end of the sensor, where the SET is located,
during processing. In an alternate processing flow, its role was to create a
flat surface around the SET, to allow for resist spinning with a chance of
getting an uniform coating, a result possible to obtain, given that the gap
is very narrow.
The tip area where the SET is situated, as shown in fig. 5.57, is still
fully supported by the membrane, and mechanically connected through
two bridges. and are labeled ”bridge” in fig. 5.57. where the distal flap
can be guessed by its perforation towards the top of picture, and the two
flaps on the right and left of the extending cantilever which itself can
be identified by the patterned four metal connection lines, coming from
bottom of the picture. The crosses are alignment marks, the numbers the
timestamp of the electron beam patterning.
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Figure 5.55: Tuning fork with connector sharkfins. The fin is glued with
insulating epoxy on to the TF, covering on one side the upper TF pad. Then
two lines are drawn with conductive epoxy. The first line starts at the lower
TF contact pad on the finned side of the TF, and it leads on to the fin, then
to the upper third of the fin. The second line starts at the upper TF contact
pad on the not finned side of the TF, and it leads across the top part of the
TF onto the fin, then continues to the upper third of the fin. The second
line is on the other side of the fin than the first line. That way, both TF
contact pads are equally well accessible from the fin, despite the TF being
lodged in the AFM-chip notch, where the TF pads are difficult to access.
The TF is 3.63mm long, 0.69mm wide, and 0.13mm thick.
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Figure 5.56: Backside after RIE release. The photograph shows nicely the
anisotropically etched crystal planes. The darker dashed lines are the RIE
etched holes in the membrane, and are the release perforations. The darker
continuous lines outline the cantilever extending from the probe body.
bridge bridge
tim
estam
p
cantilever
SET
Figure 5.57: Tip area of the SSET and the distal end of the cantilever
coming from the bottom into the picture (75µm wide). The bridges attaching
the tip area to the membrane are 30µm wide. The exposure timestamp can
be distinguished in the center between the connectors.
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Figure 5.58: Broken out flaps preparing for the gluing of TF. The tip area
with an SET discussed in fig. 5.57 can be identified above the indicative
white arrow, albeit the zone appears rotated clockwise by 90◦, i.e. the two
bridges run top–bottom, and no longer left–right. Consider the pads sized
200µm×200µm as scalebars.
The breaking out of the flaps is done manually, and the insertion of the
TF that has glue at the distal end of its prong and at its base, will only
attach it to the tip area, and not to the surround flaps. The breaking does
not need to be precise as shown in fig. 5.58.
Figure 5.59: AFM-chip-cantilever-SET released by accidentally dropping
it, surprisingly the cantilever was not severed.
A completely assembled AFM-chip-cantilever-SET with TF is shown
in fig. 5.60 and 5.61.
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Figure 5.60: SSET after final assembly, bottom side view
Figure 5.61: SSET after final assembly, top side view
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5.9.6 Antenna effect analogy prevention
A major preoccupation for the last DRIE release step was the anticipated
antenna effect, known in the CMOS part of the semiconductor industry
as plasma induced gate oxide damage [242, 243, 244, 245, 246]. The effect
can be described as follows: reactive ion etching (RIE) employs RF fields
to ionize atoms and chemically very reactive radicals, and an electrically
induced DC field to convey them to the substrate to be etched. Those
ions, and radicals, will chemically react with the substrate, but some of
them or some of their charge will partially end up in the material being
structured, in the case interesting us, in the conductors such as metal
or poly. The charge will distribute equally in the metal, then through
vias and contacts to the polysilicon lines. Where it gets interesting is
the transistor gate area, where the polysilicon line crosses the transistor
diffusion. The gate oxide is very thin, optimized for transistor operating
with a few volts applied to the gate, and not for the voltage induced by
the charge being accumulated during a RIE step. Eventually, the charge
accumulated is high enough to bias the gate oxide with a voltage which
makes it break down, literally with a ionizing lightning, with the result that
the transistor is shot and set to gate voltage. This charge accumulation
effect can be prevented by respecting foundry rules, which are more rule
of thumbs fitted to empirical data than a true understanding of the effect.
The tools used to flag such rule violations are optimized for design rule
checking (DRC), which historically evolved from checking intra and inter
polygon dimensions, therefore antenna rules are formulated in a way that
can be checked by them, i.e. keeping perimeter and/or area of metal to gate
ratios within certain limits, including higher metal layers, and/or keeping
via to gate area ratios within certain limits, or active countermeasures
such as reverse biased diode insertion, which turns conductive at a voltage
lower than the estimated gate breakdown, providing a path to evacuate
the charges to the substrate.
An SET does not have a thin gate oxide, but two even thinner tunnel
junctions. No experiments were carried out to determine the breakdown
voltage, given that it was already challenging to obtain working devices.
Some devices withstood accidental 10V gate bias without showing any
degradation.
But the fabrication process was established to have the SET formation
step as late as possible, to avoid damage to it during further process steps.
Three factors were especially considered:
• RIE/DRIE was permitted, if it was not possible for the ions to reach
the metal layer, such as in the case where metal lines are protected
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by photoresist.
• Oxygen plasma stripping, also called ashing, typically used to remove
organic photoresists from wafer, was forbidden after SET formation.
• Countermeasures were tested, i.e. the drain, gate and source were
shorted together with extra patterned lines, which were laid over the
break-out perforation, so that they would disconnected from each
other upon the breaking out of the device.
5.9.7 Considerations on electrostatic discharge
Without looking at charge paths, human body model (HBM), charged de-
vice model (CDM) or field induced charge device model (FCDM) for the
handling of the devices in cleanroom, test, assembly, and operation, one is
aware that any electrostatic charge buildup, and eventually electrostatic
discharge (ESD) will be a fatal problem for a device electrically as sensi-
tive as an SET. From the moment on that the devices were evaporated,
they were considered hot and handling was only done with a grounded
operator. Under our cleanroom conditions, this is illusionary, and limits
itself to touching grounded parts of the benches or machines before in-
teracting with the samples, grounding pliers before touching the samples,
using conductive handling boxes, etc. .
It cannot be determined which was the single critical step which made
that entire lots were lost or rather zapped, with metal evaporated and
redistributed over the surface, or metal connectors molten and recrystal-
lized, as in fig. 5.62, but by rigorously applying above guidelines, the failure
mechanisms were no longer visible as molten or sputtered metals.
5.10 Cryostat measurements
The cryostat measurements were performed at ETHZ in a variety of equip-
ment ranging from Dewar type liquid 4He baths (down to 4.2K), over
pumped 4He (1.3K–4.2K) cryostats, down to 3He-4He dilution refriger-
ation type cryostats (400mK). The temperatures indicated are the ones
that the samples were measured at, the Ensslin group has equipment that
reaches even lower temperatures. For more details on how to attain those
low temperatures regimes, on design and operations principles of cryostats,
the lecture of reference books like Pobell’s[247] is highly recommended.
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Figure 5.62: ESD damage on samples. Left: The metal is missing on
the finer tracks, and peeled back on the wider tracks. The ”T” structure
in the test structure survived, the rest of the material was ejected into the
surroundings. Right: closeup of the central device area. The metal left is
no longer composed of many grains, which indicates re-melting during the
ESD event.
5.11 Summary
This chapter documented and explained the microfabrication steps neces-
sary to obtain a scanning probe single electron transistor according to the
goals set for this thesis. It is a complex process, because it combines to-
gether a process for a single electron transistor with a process for a tuning
fork based scanning probe for an atomic force microscope. The results of
measuring the SET in a cryostat are presented in the next chapter.
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Results and discussion
The experimental chapter described the how the fabrication process of an
SET and an SSET were developed. This chapter presents low temperature
measurements which show that the fabricated structures function as SET
structures, and discusses the gathered data, such as how junction param-
eters can be deduced, and what transport phenomena could be observed.
6.1 First sample, chip mounted
Among the irrefutable proofs that an SET is functioning as intended is
the stability diagram, with its Coulomb diamonds. But already signatures
of single electron charging effects, are nice to have, such as the Coulomb
oscillations.
There are several preliminary checks that an SET goes through before
it is cooled down in a cryostat to get beyond the limit where the charging
energy Ec is dominant over the thermal activation energy kBT .
Optical inspection is done post liftoff to make sure that the structures
are freestanding, i.e. that all of the Al film that was not deposited onto
the substrate, but on the resist, was removed, and that the Al film on the
substrate adheres correctly. Then follows SEM inspection, which reveals
if the evaporation was successful, i.e. if the inclinations of each of the two
evaporation steps were chosen correctly and produced overlapping areas,
defining source-island and drain-island junctions. After these inspection
steps, a room temperature measurement assessed if the SET showed a
current-voltage (I-V) characteristic compatible with expected resistance
of two junctions connected in series, i.e. 2×RH ≈ 51.6kΩ.
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With lower temperature, the electrical resistivity of Aluminum[248, 29]
and metals in general decreases. Literature does not talk about the tem-
perature dependence of the electrical resistance of Al2O3. It does not seem
to be part of the ceramics that might be high-temperature superconduc-
tive, therefore it was assumed that it will have a behavior of an insulating
material with high resistivity that decreases with increasing temperature,
with an electrical resistivity at room temperature about 1×1014Ωcm . Al
drops fom 2.3Ωcm at 293K to 9.83×10−12Ωcm at 4.2K. When at very low
temperatures, the remaining resistivity of the two junctions will be at-
tributable essentially to Al2O3. Looking at above values, this is already
the case at room temperature, where Al is not yet superconductor. Given
the sensitivity to charge of the device, elementary ESD protection was
used at all times (conductive containers, tweezers with conductive tips,
conductive mat on workplace, grounding wrist strap). But also for the
resistance measurements, very low current had to be used. A semiconduc-
tor parameter analyzer1 in source voltage and measure current mode was
used, limited to a maximum current 10uA. Resisitive lines patterned as
reference next to the SET candidates had 800Ω to 4kΩ resistance values,
and in principle could have been used for on-sample thermometry dur-
ing cooldown. The junctions measured yielded resistances of either lower
than about 5kΩ, or above 100kΩ ranging up to 10MΩ, the former be-
ing malformed or shorted junctions, the latter the interesting structures.
Chips with candidate structures were glued with conductive epoxy (Epotek
H20E) into the chip carriers, then the candidate SETs were bonded with
Al wire of 45µm diameter to the Au pads of the chip carrier. The test
vehicle mounted in a chip carrier as in fig. 5.21 was first remeasured in
the semiconductor parameter analyzer to make sure that no ESD event
destroyed any structures during handling and bonding. Then cooldown
started to verify for single charge effects.
For the cooldown, a commercial cryostat (Oxford systems) of type con-
tinuously pumped liquid 4He was used, which allowed to reach the temper-
ature range of 1.3K ≤ T ≤4.2K. Details about performing experiments at
low temperatures, from techniques to physics of cryogenics can be found
e.g. in ref.[247].
1The HP4155A semiconductor parameter analyzer measures currents as low as 10fA.
Quasi-static measurements were performed using voltage sweeps that were started at
negative values, increased to maximum positive values, with the chuck and bulk Si of
the wafer grounded.
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6.2 First measured single charging signature
The first device which was measured and exhibited Coulomb blockade is
shown in fig. 6.1.
Figure 6.1: SEM picture of first functional SET structure. The two evap-
oration steps were explained in fig. 5.44.
The I-V curve in fig. 6.2, plots drain current against source drain bias,
with gate grounded, for the sample at 1.7K. It shows the first recorded
data of a nonlinearity around zero drain source bias, which is indicative
of Coulomb blockade in a SET. When the temperature is raised to 3K,
then the curve straightens out, it approaches the linear I-V dependency,
characteristic for resistors, because the electrons receive sufficiently energy
from thermally activation to hop over the junction, ignoring the Coulomb
blockade. The Coulomb blockade is barely visible here in the curve, but
it was an important result, because it was the first measurement which
showed the typical signature of the physical effect that the device was built
for to exhibit, and this ultimately indicated a successful device fabrication.
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Figure 6.2: First Id-Vsd measurement which showed nonlinearity around
the origin, indicator for Coulomb blockade. When the temperature is lowered
from 3K to 1.7K, the effect becomes more pronounced, because less electrons
are thermally activated, and therefore to a lesser degre ”smear out” the
Coulomb blockade. This was an important measurement, because it was the
first confirmation that the functional device was fabricated.
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Figure 6.3: Gate leakage Ig-Vg.
For an SET defined by LAO in a 2DEG, a technique used by the
Nanophysics group where the cryostat measurements were done, one im-
portant indicator for the quality of the device is the electrical isolation be-
tween the different electrodes. For metallic SETs defined by electron beam
and liftoff, this is in theory not a problem, because the isolation is not done
by suppressing an existing conducting layer, but by depositing conducting
electrodes, mechanically separated from each other by an airgap. However
the gate leakage current must be known to judge if the 700nm thick SiO2
layer sufficiently isolates the SET from the Si substrate. The I-V plot in
fig. 6.3 shows the gate current as function of the gate voltage, and mea-
suring yields an isolation resistance of Rgate−bulk=130GΩ, which is three
orders of magnitude above the tunneling junction resistance of this device
(Rsource−drain=380kΩ through the island, measured postbonding).
The Coulomb oscillations in fig. 6.4 are the first ones observable in
a fabricated structure. The plot shows the differential conductance in
function of the gate voltage, with a small signal applied across source and
drain, i.e. Vsd−dc=0V and Vsd−ac=1mVrms. The ac signal is small enough
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Figure 6.4: Coulomb oscillations — dIsd/dVsd − Vg. The periodicity of
the oscillations allows to extract the gate capacitance, ∆Vg = e/Cg which
is Cg=225zF. The traces superimpose well, which is a sign for well formed
junctions, were no charge rearrangement under current happens. T=1.755K
.
to not move the junction out of Coulomb blockade, but big enough to allow
for a lock-in amplifier measurement setup. A valley indicates the current
was suppressed, and a peak that the current was unaltered. In fig. 3.10, this
corresponds to a sweep along Vgate (x-axis), with a maximum of current for
each Vg = e/2Cg +ne/Cg and a minimum of current for each Vg = ne/Cg.
The Coulomb oscillations are periodic with Vg and spaced by e/Cg. A
coarse measure of the spacing of 0.7V yields Cg=225zF. The first peak
(other than the one close to zero) that can be well distinguished on the
plot is at gate voltage -0.75V, and if compensated with the 0.7V periodicity
yields -0.05V, which set the initial island charge offset to q0 = −0.070e.
The next point of interest is to fix the gate voltage at a valley (peak)
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of the Coulomb oscillation, and then sweep the bias voltage Vsd, which
for a valley (peak) will yield a current-voltage plot corresponding to the
case outlined in fig. 3.12 with Vg = e/2Cg (Vg = 0). In fig. 6.5 the
two cases can be seen, although not as conductance, but as differential
conductance. The valley case at Vg = −0.30V has a huge drop and rise
of the differential conductance, which corresponds to the strong change
in current slope when the junction enters Coulomb blockade, and then
exits it again. In the theoretical stability diagram of fig. 3.10, this can be
understood as a sweep of Vb along the y-axis through the origin or through
Vg = e/Cg. The peak case at Vg = −0.65V has very little change of the
differential conductance, which corresponds to the small change in current
slope, because Coulomb blockade is avoided. In the theoretical stability
diagram of fig. 3.10, this can be understood as a sweep of Vb along the
y-axis through Vg = e/2Cg
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Figure 6.5: Coulomb oscillations — dIsd/dVsd − Vsd − Vg. Sweep through
a Coulomb blocked part (Vg = −0.30V ) and nonblocked (Vg = −0.65V ) part
of Coulomb diamond. T=1.74K .
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Graphically the most appealing are the stability plots, plotting bias
versus gate voltage, with the current in the z-axis. Fig. 6.6 shows Coulomb
diamonds.
Figure 6.6: Coulomb diamonds 2D — dIsd/dVsd − Vsd − Vg. On the left
side, from Vg=-2V to -3V, the current is high at all time, because during
the overnight measurement, all the 4He in the cryostat was consumed, and
without any further cooling, the temperature rose, above the level where the
thermal activation allowed electrons transport to ignore the charging energy.
It is an indirect proof, that when the sample was cooled enough, the observed
transport was really bound by charging effects. The shape of the diamonds
at this temperature reminds more of circles, this is because the limit of the
thermal activation is not a threshold with an on/off behavior, but rather a
gradual smearing out of a sharp threshold. T=1.708K .
Fig. 6.7 presents the same data as in fig. 6.6 but in three dimensional
plot, because relative current magnitudes are easier perceived as depth
than as shades of color, especially on a monochrome reproduction. The
flat representation is useful to extract the junction parameters from the
stability diagram, as indicated in fig. 3.10. However, this is not done with
this figure, because of the noisy picture, but with fig. 6.14, which was
158
6.2 First measured single charging signature Chapter 6. Results and discussion
cooled down to lower temperatures.
Figure 6.7: Coulomb diamonds 3D — dIsd/dVsd − Vsd − Vg.
In fig. 6.8, Isd vs Vsd plots were taken during cooling down, to get the
temperature, below which the Coulomb oscillation starts. This is not a
sharp line, but nevertheless indicative.
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Figure 6.8: Temperature dependence — dIsd/dVg vs Vg. Sweeps done
during cooldown. The first oscillations appear in the sweep spanning 4.53K
to 4.43K.
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6.3 Second sample, chip mounted
Measuring the Coulomb blockade in a first sample is an important step.
But is the working SET a typical result of this fabrication process, or just
a single random occurrence? Two more SET on the same test chip were
measured and they both exhibited Coulomb blockade aswell, which was
proof that the Niemeyer-Dolan technique was implemented in a way which
repeatably produces working devices. What about the tunnel junctions?
Was it just one lucky evaporation, oxidation, evaporation cycle, where
through a concurrence of lucky circumstances the conditions were reunited
to create a working double junction?
A different test chip was measured. Its SEM picture is shown in fig. 6.9.
Its junctions were formed in an evaporation cycle distinct from the first
sample.
Figure 6.9: SEM picture of second functioning SET. This structure
and the one in fig. 6.1 were formed in two different evaporation-oxidation-
evaporation cycles, and show that the fabrication process is repeatable.
During the initial cooldown, bias voltage sweeps were made regularly to
see how the Coulomb oscillations of the current evolve. The first trace in
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fig. 6.10-top was taken at 3.27K, swept from Vg=0V to -3V shows small os-
cillations, back and forth sweep superimpose. The second trace in fig. 6.10-
center was taken at 3.07K and from Vg=0V to -3V. The sweep starts a
0V, goes to -3V, then returns to 0V. On the return trace, around -2.75V,
the current has a jump, which results for the rest of the back sweep to be
in an opposing phase compared to the forth sweep. This is attributed to
a charge rearrangement, i.e. the voltage sweep has caused a change of the
background charge q0 of the island. It is possible to see that it happened,
but it is impossible to say what exactly happened, or where it happened,
if it is an trapped ion, an injected charge, an intermediate state in the tun-
nel barrier, etc. . The third trace in fig. 6.10-bottom was taken at 2.52K,
swept from Vg=0V to -3V. The current oscillation starts with a valley, at
the same location as the center(3.07K) sweep, and not with a peak as the
top(3.27K) sweep. The charge rearrangement is therefore permanent, at
least until the next charge rearrangement.
The forth trace in fig. 6.11-top was taken at 2.41K, swept from Vg=0V
to -4V. The current oscillation still starts with a valley, at the same location
as the previous figure’s center(3.07K) sweep. The fifth trace in fig. 6.11-
center was taken at 2.29K, swept from Vg=0V to -4V. There are multiple
charge rearrangements, on both back and forth trace.
With decreasing temperature, the modulation of the current increases.
For 3.27K, the decrease was to ∼94%, for 3.07K ∼88%, for 2.52K ∼83%
for 2.41K ∼77%, for 2.29K ∼73%. The modulation values are approx-
imate, because the minima and maxima are not sharply defined on the
sweeps. In addition to that, the temperature was not stabilized during
a measurement, but was done during the cooldown. When in the vari-
able temperature cryostat the 4He needle valve is opened and closed, the
temperature decreases sharply, then the decrease flattens out, and at this
moment the measurement sweeps were taken. This is by no means a stable
state, but gives a quantitative information. The sixth trace in fig. 6.11-
bottom superimposes in color the five preceding traces.
After the cooling down measurements, the second sample also showed
Coulomb blockade, as shown in fig. 6.12, taken at 1.88K . and three di-
mensionally in fig. 6.13.
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Figure 6.10: Coulomb oscillations, temperature dependence — for
3.27K(top), 3.07K(center) and 2.52K(bottom). Charge rearrangement for
3.07K . See description in body of text.
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Figure 6.11: Coulomb oscillation, temperature dependence — for
2.41K(top), 2.29K(center) and all five temperatures superimposed(bottom).
Charge rearrangement for 2.29K . See description in body of text.
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Figure 6.12: Coulomb diamonds 2nd sample 2D — dIsd/dVsd − Vsd − Vg
Figure 6.13: Coulomb diamonds 2nd sample 3D — dIsd/dVsd − Vsd − Vg
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6.4 Results at 400mK, normal conductor
The Coulomb diamonds at 1.8K have blurry at best boundaries. To extract
junction parameters with less uncertainty, the boundaries need to be better
defined and sharper. For this, the temperature needed to be lower than the
∼1.8K range achievable in pumped 4He variable temperature cryostats. A
3He–4He dilution refrigerator type cryostat was used to reach temperatures
of 400mK.
At the time of design of the SET, no thought was given to superconduc-
tivity. After the decision to use a dilution refrigerator, the materials used
were surveyed for their critical temperatures Tc, to understand when which
part of the setup would turn superconductive. The Al(Tc=1.175K) SET is
connected to prepatterned Pt(Tc=0.019K) connectors on a Ti(Tc=0.40K)
adhesion layer. The lowest temperature at which a measurement was done
was 400mK. If the Ti adhesion layer was superconductive under this con-
ditions, then no sign of it was visible in the measurements, the Al showed
very clear superconductivity.
The first set of measurements was done with an magnetic field of
B=0.5T applied. The critical magnetic field of Al at 0K is 10.5mT. With
increasing temperature it decreases to zero for the critical temperature
for superconductivity, which means the applied magnetic field is largely
sufficient to preclude the phase change of Al to the superconducting state.
Based on the indications in the theoretical stability diagram in fig. 3.10,
the junction parameters for fig. 6.14 were calculated. For e/Cg, the voltage
extracted is 471mV, which yields Cg=339zF. For e/CΣ, the voltage ex-
tracted is 926µV, which yields CΣ=173aF. The slope −Cg/C1 extracted
is -1838µV/471mV=3.9×10−3, which with above Cg yields C1=86.9aF.
From CΣ = C1 + C2 + Cg the value of C2=86.1aF is obtained, which is
quasi the same size as C1, given the uncertain nature of the graphic mea-
surement. The charging energy is Ec = e2/2CΣ = 74×10−24J=74.0yJ. At
402mK, the thermal activation energy is kBT=5.55yJ . This means that
Coulomb blockade is observable by a margin of an order of magnitude, and
that the threshold condition Ec = kBT will be reached at T =5.36K .
The two pronounced cases of varying the bias voltage Vb with the gate
voltage Vg fixed at the maximum Coulomb blockade with Vg = e/Cg +
ne/Cg and at the minimum Coulomb blockade with Vg = e/2Cg + ne/Cg
are given in fig. 6.15. The would be location of their vertical trace across
fig. 6.14 is indicated by arrows.
The stability diagram of fig. 6.14 is given in a three dimensional rep-
resentation is given in fig. 6.16 .
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Figure 6.14: Coulomb diamonds, 404mK, normal conductor, annotation
permitting to extract junction parameters, see body text.
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Figure 6.15: Coulomb blockade for Vg = e/Cg with a big differential con-
ductance change (u-shape) and for Vg = e/2Cg with very shallow change.
Peak vs valley dIsd/dVsd − Vsd.
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Figure 6.16: Coulomb diamonds 3D, 402mK, 0.5T, dIsd/dVsd − Vsd − Vg
169
6.5 Results at 440mK, superconductive Chapter 6. Results and discussion
6.5 Results at 440mK, superconductive
In fig. 6.17 the Coulomb diamonds can be seen, but also signatures of
many other processes happening. The most striking feature is the offset of
the Coulomb diamond body along the y-axis, the 4∆/e shift of the quasi-
particle conduction onset. The currents inside of the Coulomb blockade
diamonds, which are signatures of transport not due to pure quasiparticle
conduction, are orders of magnitudes smaller. They are not well visible,
because the measurement aimed for the Coulomb blockade measurement,
and not for subgap transport phenomena. The colormap was flattened for
all but the smallest currents reveal the transport inside of the Coulomb
blockade diamonds.
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Figure 6.17: Coulomb diamonds 440mK — dIsd/dVsd − Vsd − Vg
There are better ways to enhance the poorly visible data than to ma-
nipulate the colormap. A subset of the data in stability diagram was taken
to yield the six figures in fig. 6.18, where stability diagram and three di-
mensional image live side by side. The top row shows the original current
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data, the center row shows the logarithmic current, the bottom row shows
the logarithmic current clipped to show only low currents.
From the linear current stability diagram excerpt in fig. 6.19, the energy
gap ∆ and the charging energy Ec could be reconfirmed.
From the logarithmic current stability diagram excerpt in fig. 6.20, The
slopes of the subgap transport cones could be determined. Then they were
copied to the following image, because the major currents can not be read
anymore from the clipped data.
From the clipped logarithmic current stability diagram excerpt in fig. 6.21,
the subgap transport signatures could be identified.
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Figure 6.18: Coulomb diamonds 440mK data, current linear (top row),
current logarithmic (center row), subgap transport appears, current logarith-
mic, clipped (bottom row) to show small currents in subgap transport.
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Figure 6.19: Coulomb diamonds 440mK 2D lin — dIsd/dVsd − Vsd − Vg.
because of the linear current scale, almost no subgap transport can be seen.
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Figure 6.20: Coulomb diamonds 440mK 2D log
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Figure 6.21: Coulomb diamonds 440mK 2D log clip
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Figure 6.22: Coulomb diamonds 402mK 3D log B=0.5T — dIsd/dVsd −
Vsd − Vg
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6.6 Summary
The superconductive SET have three typical energy scales that govern
them, besides the thermal energy Eth = kBT :
the charging energy Ec = e2/2CΣ,
the energy gap ∆,
the Josephson coupling energy EJi = h∆/8e2Ri.
For the sample discussed here, the data was gathered from the sta-
bility plots, and using the Ambegaokar-Baratoff relation developed in sec-
tion 3.5.1 on p.44, EJ = h∆/8e2Rn, the Josephson energy of each junction
are estimated, i.e. EJ=2.36 µeV (symmetrical junctions assumed). The
values are summarized in a table, and compared with other values gathered
form publications discussing SISIS type SETs.
paper C1 C2 Cg CΣ R1 R2 Rtot EC ∆ EJ
[aF] [aF] [aF] [aF] [kΩ] [kΩ] [kΩ] [eV] [eV] [eV]
thesis 87 87 0.3 174 275 275 550 460µ 201µ 2.36µ
Hadley[69] 178 210 1.07 389 - - 1800 206µ 203µ -
Manninen[78] 110 110 14 234 210 210 420 350µ 210µ -
Visscher[249] 57 96 7 160 88 397 485 0.5m 0.2m 4.5m
Nakamura[79] 115 115 5.9 236 485 485 970 340µ 215µ 1.4µ
Table 6.1: Parameters of SISIS SETs
The measured sample was in the EJ  ∆ < Ec regime. This means
that the effects due to the Josephson energy, i.e. the supercurrent, will be
either unobservable or very faint.
Above the superconducting gap, the dominant mechanism is the se-
quential tunneling of quasiparticles. Despite the Coulomb blockade, charge
can be transported by thermally excited quasiparticles or by a combina-
tion involving both Cooper pair and quasiparticles, and may only happen
if energetically favorable. The threshold voltages were discussed in section
3.5.2.3 on p.48, and were for singularity matching
VSM =
4Ec
e
(
1
2
+ n± Q0
e
)
and for Josephson quasiparticle cycle
VJQP =
4Ec
e
(n± Q0
e
)
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and as reminder for the sequential quasiparticle tunneling
Vseq =
4∆
e
+
4Ec
e
(
1
2
+ n± Q0
e
).
The Coulomb diamonds for the superconducting SET were recorded
using their quasiparticle tunneling thresholds as a reference for the cur-
rent axis. However, inside the Coulomb blockade, in the so called sub-gap
transport zone, the current is very small in comparison to outside of the
Coulomb blockade. This is why if there the Coulomb diamond measure-
ment were to be redone, the dynamic range for current should be fixed to
cover the inside of the gap, and the range of the measurement instruments
should be adapted to better resolve the small currents.
At the time of this writing, the device characterization and the scanning
operation testing of the assembled SSET through the Nanophysics group
has not been concluded, which is why there is yet no result for this core
goal.
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Conclusion and outlook
This thesis presents a fabrication process which aims to integrate a single
electron transistor on the tip of an atomic force microscope probe to be
used as a scanning single electron transistor (SSET).
The theory of Coulomb blockade is elaborated, existing fabrication
strategies and techniques are reviewed, and then a fabrication process is
established from scratch.
Devices patterned standalone on a test vehicle and devices patterned on
a chip-cantilever assembly of a tuning fork based self-actuating self-sensing
AFM sensor were fabricated with the developed process.
The single electron transistor was proven to work at low temperatures
standalone. The single electron transistor was patterned on a scanning
probe tip, and assembled into tuning fork based probes. Those probes
exhibit comparable electrical properties at room temperature as do the
non-integrated, standalone ones which were successfully measured at low
temperatures. This is an indicator that the probes might be functional at
low temperatures.
However, since the probes have not yet been characterized in a cryostat
environment, there is no proof that the devices on the probes are functional
and will show single electron charging effects.
If the integrated devices show the desired effects, and Coulomb block-
ade can be observed, then there still remains a lot of work ahead. A
scanning single electron transistor has an enormous potential as a tool to
investigate mesoscopic systems and for nanoelectronics, but there will be
many factors to be investigated with regards to the scanning strategy to
be used. How near or how far from the surface must the SSET be oper-
ated for best charge resolution? The tuning fork cannot be operated while
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the SET is measuring, because the current needed for actuation would
disturb the SET too much. It may be turned off for each measurement
point. Or the sample topology may be acquired in a first pass, and then
using this information, a second pass without tuning fork (no z-feedback)
is performed, while the SET measures continuously, or just when the probe
stops at each grid points of the scanning field. The SSET must be immo-
bile while measuring for charges, but what kind of measurement and also
result would it obtain if it were to continuously scan the surface? Is there
a better structure than just an SET to observe charges?
Since other groups are also still working on SSET, there will certainly
be a continued interest in such a technology, and further research answering
this mostly practical questions.
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Appendix A
Process recipies
The process recipie is compiled from the labbook entries for the fabrication
for a working SET. The process starts with an already processed substrate.
It is a Si <100> wafer, that was standard cleaned, then had 700nm of
thermal oxide grown, and received the connector lines out of Pt 100nm on
a Ti 50nm adhesion layer which were patterend using a liftoff process with
a resist system composed of LOR-3B as bottom and S-1813 as top layer,
AZ-400K as developer.
__2007-03-05-Mon________________________________________________________________
IMPORTANT: did Oxygen Plasma strip 30min, before spinning, no dehydrate/HMDS
botlayer: 200nm-2000rpm.copolymer-EL6%
5s@500rpm acc5 / 45s@2000rpm acc5 / 90s@HP180degC [180target]
toplayer: 100nm-1500rpm.pmma950k-Anisole2%
5s@500rpm acc5 / 45s@1500rpm acc5 / 600sec@HP180degC [600target]
070305-1800-1810-1820-1829 [using 061206-spun-071] exposure
exposed design J:\AFM\KSu\exp\070305\top.gds
includes 25/25 u/v writefield offset stitch field compensations on all 4 chips
Column parameters
Voltage: 10 kV Aperture: 30 um Beam current: 140.4 pA
Magnification: 2000 x Working distance: 6.091 mm
Exposure parameters
-- Areas -- Step size: 9.6 nm Dwell time: 0.656 usec
nominal Dose: 100 uC/cm^2 calculated Dose: 99.938 uC/cm^2
-- Single Pixel Lines -- Step size: 1.6 nm Dwell time: 1.139 usec
nominal Dose: 1000 pC/cm calculated Dose: 999.473 pC/cm
-- Single Dots -- Dwell time: 712.251 usec calculated Dose: 0.1 pC
__2007-03-06-Tue________________________________________________________________
070305-1800-1810-1820-1829 develop
develop MIBK+IPA=1+3 45s, IPA-30s, H2O rinse 120s, N2 dry
185
Chapter A. Process recipies
post development bake hotplate 90s@90degC
070305-1800-1810-1820-1829 plasma oxidation descum
(tepla 300 plasma processor)
oxygen plasma, tepla, 10s of program2, 200ml/min, 700W, backgroundTemp=31degC
__2007-03-07-Wed________________________________________________________________
070305-1820-1829 evaporation
evaporation resistive tectra delta 45deg screw side
morning: melt new Al rods, evap 22.5nm onto nothing to get rate going.
afternoon: base pressure 2.2E-7mbar, T0=22degC
1st: 27.7nm (-25deg 14h) tectra, thermal, W-wire-BN-basket, Al rods
base pressure 2.5E-6mbar @ 30degC
rampup: 10s-20%@7V
10s-40%@7V
20s-60%@7V 1.9E-6mbar 27degC
30s-80%@7V 2.2E-6mbar 30degC
10s-90%@7V 4.6E-6mbar ...
(check for pressure increase at 80%@7V, wait 5-30s for stable pressure
or pressure above 1.0E-5mbar, then open shutter)
evap rate start 4.6E-6mbar, end temp 56degC
oxidation 2min TMP=standby=666Hz, 1.0E+0mbar [8.6E-1mbar .. 1.6E+0mbar]
vernier 4.3, temp evolution xxdegC -> xxdegC
2nd: 43.7nm (+20deg 10h) tectra, thermal, W-wire-BN-basket, Al rods
NotaBene: process runaway, some Al spilled into W-basket,
base pressure 4.0E-6mbar @ 38degC
rampup: 10s 40%
10s 60% 8.6E-6
20s 80% 1.4E-5
90% 1.6E-5
evap rate start 1.6E-5mbar, end temp 63degC
070305-1820-1829 liftoff
acetone@ultrasonic1MHz/isopropanol/di liftoff 30min
__2007-03-09-Fri________________________________________________________________
070305-1829 measurement[hp4155a semiconductor parameter analyzer]
070305-1829-010203 (dotSet D1-G1-S1)
070305-1829-0103 (dotSetDS) 2mV/(-745+659)nA= 1.43 MOhm BOND
070305-1829-252627 (dotSet D1-G1-S1)
070305-1829-2527 (dotSetDS) 2mV/(-1.85+1.90)nA = 533 kOhm BOND 252627
2527 (dotSetDS) 2mV/(-1.19+1.24)uA = 823 Ohm postbond
070305-1829-2728 (1jct) 2mV/(-9.50+10.25)nA= 101 kOhm BOND 28
2728 (1jct) 2mV/(-1.18+1.24)uA= 826 Ohm postbond
070305-1829-222324 (dotSet D1-G1-S1)
070305-1829-2224 (dotSetDS) 2mV/(-1.75+1.81)nA= 562 kOhm BOND 222324
2224 (dotSetDS) 2mV/(-1.16+1.21)nA= 844 kOhm postbond
070305-1829-040506 (dotSet D1-G1-S1)
070305-1829-0406 (dotSetDS) 2mV/(-743+767)pA= 1.33 MOhm BOND
070305-1829-0607 (1jct) 2mV/(-1.10+1.15)uA= 889 Ohm
070305-1829-080910 (dotSet D1-G1-S1)
070305-1829-0810 (dotSetDS) 2mV/(-2.11+2.18)nA= 466 kOhm BOND
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070305-1829-111213 (dotSet D1-G1-S1)
070305-1829-1113 (dotSetDS) 2mV/(-2.03+2.10)nA= 2.7MOhm BOND
070305-1829-1314 (1res) 2mV/(-1.18+1.23)uA= 829 Ohm
070305-1829-151616 (dotSet D1-G1-S1)
070305-1829-1517 (dotSetDS) 2mV/(-2.25+2.33)nA= 437 kOhm BOND 151617
1517 (dotSetDS) 2mV/(-2.56+2.69)nA= 381 kOhm postbond
070305-1829-18192021 (4pointRes Rl1-Rl2-Rr1-Rr2)
070305-1829-1819 (Rl1-Rl2-lineres) 2mV/(-1.56+1.63)uA= 627 Ohm
070305-1829-2021 (Rr1-Rr2-lineres) 2mV/(-1.31+1.36)uA= 749 Ohm
070305-1829-1821 (1res) 2mV/(-1.09+1.15)uA= 1120 Ohm
__2007-03-12-Mon________________________________________________________________
H20E h20e epotek glue for bonding
http://www.epotek.com/SSCDocs/datasheets/H20E.PDF
cure schedule: 3h@80degC, 15min@120degC, I do 1h@90degC
Cured for 1h@100degC.
Rebond everything, because I did inner ring (numbers 1 through 12) while
Zurich uses outmost numbers C1 through C12.
__2007-03-13-Tue________________________________________________________________
Note: todays measurements done:
- together with Slavo Kicin,
- at ETH Zurich, Solid State Physics Laboratory, HPF B19, ethz ETHZ
Schaffmattstrasse 16, 8093 Zurich, Switzerland,
- in a pumped helium cryostat, oxford instruments
- using the insert "VTI-Dewar(C15)" from a different cryostat
- observed for the first time Coulomb oscillation in SET structures.
after lunch at 13h43, Toxford=1.65K, Rab=8.9kOhm=2.9K
- we are very pleased
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Appendix B
Student course
The duties of local Ph.D. students’ include teaching responsibilities. One of
them is the bi-annual week-long (40h) blockcourse taught to M.Sc. level
nanoscience students. This chapter contains extracts from a makeshift
teaching manual which was written as a guide to give guidance on how to
prepare and run the course. It contains process recipes and gathered data,
as an illustration of what can reasonably be achieved and expected from
the students. It is not a sample template report.
It is given as an appendix, because it illustrates how the experimen-
tally observed interaction of electron beam with resist can be tied to the
theoretical point exposure distribution model.
B.1 Preparation
B.1.1 Goals
Student’s should retain some or all of the following topics:
• Introduction into electron beam lithography (EBL).
• Set up and perform the experiments that measure the normalized
point exposure distribution, and extract the fundamental parameters
for proximity effect correction.
• Design, simulate, write and develop EBL patterns accounting for
proximity effect.
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• Write a report to communicate their accomplishments, using the
structure of a scientific paper, such as Introduction, Methods, Re-
sults And Discussion (IMRAD).
B.1.2 Documentation for students
The students should receive and read before the start of the course follow-
ing articles.
• S. A. Rishton and D. P. Kern:
Point exposure distribution measurements for proximity correction in
electron beam lithography on a sub-100 nm scale.
J. Vac. Sci. Technol. B, 5 (1987) 135-141.
• T. H. P. Chang:
Proximity effect in electron-beam lithography.
J. Vac. Sci. Technol., 12 (1975) 1271-1275.
• C. Dix, P. G. Flavin, P. Hendy and M. E. Jones:
0.1µ scale lithography using a conventional electron beam system.
J. Vac. Sci. Technol. B, 3(1) (1985) 131-135.
Furthermore, to get an overview on electron beam lithography, they
should skim the ”Chapter 2: Electron beam lithography” of ”Volume 1:
Microlithography” of the book ”SPIE Handbook of Microlithography, Mi-
cromachining and Microfabrication”, which is available either online at
the Cornell NanoScale Science and Technology Facility, or as a local, stan-
dalone version at samlab-imt.
The articles and the overview will familiarize the students sufficiently
with the topic to reduce the complete surprise factor when they start the
course.
B.1.3 Samples for the experiments
B.1.3.1 Silicon chips
The goal is to observe the interaction of electrons with matter. Electron
beam lithography is chosen, because the interaction of electrons with mat-
ter can be observed by the traces that are left in the electron beam resist.
Samples are needed to hold and support the resist that is exposed. The
resist is applied using a spin coater, which holds the sample by suction,
therefore the major limitation is that the sample must be reasonable flat,
in order to make the vacuum suction seal with the rotating chuck. An easy
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way to obtain substrates is to take a Silicon test wafer and have it diced
into 15mm × 15mm sized chips. No alignment to primary flat necessary.
No standard cleaning necessary. A 4” wafer yields about 21 such chips.
If there is no rush, dicing jobs are accumulated in order to make it worth
while to turn on the equipment one day for a couple of hours, instead of
on every day for 15 minutes. Therefore, and as a courtesy, the plan to dice
should be announced a couple of days ahead of time. Factor in that the
wafer must sit on the ’blue tape’ film for some time to enhance adhesion,
typically an hour, better an entire morning or overnight.
If needed, mark numbers in the corners of the chips with a diamond
tip before reentering the clean room. Clean with acetone, isopropanol,
deionized water (DI), dry with nitrogen jet. It is important to do this
thoroughly, to reduce the dirt brought into the clean room, and eventually
into the electron beam system.
B.1.3.2 Metal coatings
To be able to observe two or three distinct backscattering behaviors, some
of the chips will require metal coating. The metals Au and Ti of thicknesses
500A˚ were selected, cf. p. 192, but it can be any other. The evaporation
experience recommends an 50A˚ Cr adhesion layer for Au, none for Ti.
B.1.3.3 Resist
Before the start of the course, sufficient amounts of electron beam resist
must be available, or must be prepared, in the required dilutions. The
recipe used in this course can be consulted on p. 195. Diluting and filtering
a fresh bottle of resist can take the better part of an hour, wall time, and
is not the most exiting thing on earth to be waiting for, especially not
with three students waiting as well. Be prepared. A resist system is
only complete with sufficient developer (MIBK+IPA) and stopper (IPA).
[MIBK: Methyl Isobutyl Ketone, IPA: Isopropyl Alcohol or Isopropanol.]
B.1.4 Software
B.1.4.1 Raith
For each student, a computer with a standalone version of the Raith soft-
ware installed on it is needed. For the last installation done on windows
xp computers, administrator privileges were required, i.e. user name and
password for ”administrator” are needed, and usually granted by the IT
191
B.2 Experiments Chapter B. Student course
manager for limited time, typically a day. It is believed that administra-
tor privileges are necessary to install the driver for the hardlock, i.e. the
USB-key that is needed to run the raith program, and also because Raith
installs itself directly into the C: drive, not into the C:\Program Files
folder. Necessary service packs for Raith must be applied at the same
time. The software must be run from the student accounts, not any other
user, because ”guest student” accounts have supplementary restrictions
compared to common user accounts.
B.1.4.2 Electron trajectories simulator
A free Monte Carlo simulator for electron trajectories in solids called casino
is available.If needed, it can be installed by the students themselves, such
as on their ”desktop”, as there are no special privileges required.
B.1.4.3 Parameter fitting to harvested data
A key section of the result analysis is the fitting of curves to the data
harvested from the SEM micrographs. The data can be gathered in any
spreadsheet software, such as microsoft excel, available through campus
license. The curve fitting to the gathered data points requires any capable
program. In the past the locally available Origin, version 6.1, online at
version 7.5 (March 2007) was used. Origin’s nonlinear least square fitter
has its peculiarities, trials are recommended ahead of time to get and
understanding of what the students will have to face.
If so inclined, Matlab may be used for the same task. Suitably exported
datafiles, i.e. without any empty fields, so that csvread does not have
to perform any data conditioning, are fed into fitting function scripts,
obtained and adapted from document ”Using Matlab for Curve Fitting in
Junior Lab” [MIT Department of Physics, Advanced Experimental Physics
I & II, (Dated: February 28, 2007)].
This works well, but only for simple fits, not for combined double-
gaussian with exponential contribution. The used algorithm has similar
convergence problems as the Origin implementation.
B.2 Experiments
B.2.1 Monte Carlo simulations
This is an optional part of the course and not necessary. It helps to
understand the forward and backward scattering through the use of a
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Figure B.1: 2keV Figure B.2: 4keV Figure B.3: 6keV
Figure B.4: 8keV Figure B.5: 10keV Figure B.6: 15keV
simulator.
For the modeling of PMMA, 100nm thickness is used, and for its com-
position the formula C5O2H8 of the monomer.
B.2.1.1 Choice of electron energy
It was decided to use 10keV electron energy, mostly because it is the
standard setting given by the electron beam vendor. But the simulations
show that in bare Silicon, the electrons are driven sufficiently deep into
the substrate, without backscattering too much. In the following pictures,
there are 100nm of PMMA spun on Silicon. The plots are 500nm deep,
500nm wide, blue trajectories are forward scattering, red trajectories are
backward scattering.
As a quantitative observation, it can seen that starting 8keV electron
energy, the forward scattering diverges into the typical pear-shaped form
beyond the 100nm electron beam resist layer, probably also a reason that
the manufacturer has chosen 10kV as the default acceleration voltage.
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Figure B.7: 20keV Figure B.8: 25keV Figure B.9: 30keV
Figure B.10:
Silicon substrate,
100nm PMMA.
10keV
Figure B.11: Sili-
con substrate, 50nm
Ti, 100nm PMMA.
10keV
Figure B.12: Sili-
con substrate, 50nm
Au, 100nm PMMA.
10keV
B.2.1.2 Choice of substrate
Silicon was chosen as substrate, because, just as in the planet’s crust, it is
the most abundant element in the clean room. As forward and backward
scattering observation is intended, the substrates are coated with nothing,
Titanium and Gold, which are expected to have different scattering be-
haviors based on their atomic number. Film thicknesses of of 500A˚ Au
and Ti were selected. On a 14Si substrate, the metal 79Au of much higher
atomic weight will result in more backscattering, i.e. more elastic scatter-
ing with trajectory broadening, due to larger nucleus and larger number
of electrons to interact with, compared to both bare 14Si, and 22Ti. The
forward scattering, i.e. inelastic scattering, is predominant in bare 14Si
and 22Ti, leading to deeper penetration and less trajectory broadening.
The simulations show little effect of the Ti, but a lot of backscattering
due to the Au. It is expected that this will allow for well observable
differences, both in clearing dose, and proximity effect in the experimental
section.
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B.2.2 Clearance dose determination
B.2.2.1 Resist spread recipe
The standard positive electron beam resist used is Microchem’s PMMA
950k molecular weight. For a 100nm thick layer, the 2% solids in Anisole
dilution is chosen, see the datasheet.
A coating recipe to obtain a 100nm thick layer is:
• (optional: 30min oxygen plasma to clean the surface, no adhesion
promoter such as HMDS necessary)
• spread: 5s@500rpm, acceleration 5 (5s to spin up)
• spin: 45s@1500rpm, acceleration 5 (5s to spin up)
• bake: 10min@180◦C on hotplate
B.2.2.2 Resist develop recipe
A developing recipe
• develop: 30s MIBK:IPA 1:3
• stop: 10s IPA
• rinse: 30s deionized water (DI)
• dry: N2 blow dry
There are many other recipes that will work, such as baking 30min at
170◦C, or spinning only 30s, or 45s developing, etc., etc. Above recipe
is the same as the one given by Microchem, except that the bake time is
increased from 90s to 10min.
I recommend that only above recipe is used, or that it is only changed
for a good reason.
B.2.2.3 Experiment resist contrast - bake time influence
• Spin coat 3 pieces of Si chips (1500rpm, 2% → 100nm), bake one of
the pieces not at all, one for 10s on the hotplate at 180◦C and one
for 10min.
• expose squares of 50µm × 50µm size with increasing dose, write
labels at about 60µC/cm2 such that you recognize at what dose the
square was exposed
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• develop in MIBK:IPA 1:3 for 30s, rinse in IPA for 10s and then in
deionized water (DI) for 30s, blow dry in N2
• inspect the sample under optical microscope: which one of the squares
is fully open?
• measure the height of the resist of each structure by means of the
alpha-step (profilometer) or the AFM,
• Plot the resist height as function of the exposure dose. Define the
contrast and the clearance dose. Compare the results of the three
different substrates.
B.2.2.4 Experiment resist contrast - developer influence
• Spin coat 3 pieces of a Si wafer (1500rpm, 2% → 100nm), bake all
pieces for 10 min on the hotplate at 180◦C
• Expose squares of 50µm = × 50µm size with increasing dose, write
labels at about 60µC/cm2 such that you recognize at what dose the
square was exposed.
• develop in MIBK:IPA a) 1:4, b) 1:3, c) 1:1 solution for 30s. Rinse in
IPA for 10s and deionized water (DI) for 30s, blow dry in N2.
• inspect the sample under optical microscope: which one of the squares
is fully open?
• measure the height of the resist of each structure by means of the
alpha-step (profilometer) or the AFM,
• Plot the resist height as function of the exposure dose. Define the
contrast and the clearance dose. Compare the results of the three
different substrates.
B.2.3 Experiment point spread function
Measuring the point spread function
• Set-up a position list for dot-exposures at different dose values (use
at least 256 points). The spacing must be such that the points will
not interfere with each other, i.e. 10µm. Include 4 alignment marks
and prepare your GDSII file for the automatic imaging of the exposed
feature. Include 5 large (10µm2) fields of different dose (clearance
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dose, -10%, -5%, +5%, +10% ) for controlling the actual value for
your settings.
• prepare 4 samples, 2 bare Si one with Cr-Au, one with Cr or Ti
metallization. Dehydrate the sample for 30min on the hot plate at
180◦C, spin coat 100nm of PMMA 950k and bake it for 10min at
180◦C on the hotplate.
• Expose and develop your sample.
• Inspect the pattern on one of the bare Si samples, take pictures for
your report!
• test the automatic measuring routine on this sample, check for con-
tamination after the measurement.
• measure the dimensions for the three other samples without inspect-
ing them in the SEM (why no inspection?)
• Plot the spread function and fit a double Gaussian to it, extract
alpha, beta and eta, compare and interpret the values between the
different substrates.
B.2.4 Experiment proximity effect
• Select exposure parameters based on the values of the previous ex-
periments. Motivate your selection of dose and contrast.
• Design a pattern of your choice where small structures (1µm and
less) are close together, include also some larger patterns of 10µm.
Take the writing time into consideration
• Use the computer generated proximity correction to define areas that
need different dose.
• Correct your pattern manually
• Expose your pattern without proximity correction and with the man-
ual and automatic correction. Compare the results.
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Figure B.13: Optical mi-
croscope image, Si substrate,
10s prebake, exposure dose
60µC/cm2. Green-gray back-
ground is unexposed resist. Big
squares on left side are 50µm ×
50µm and fully cleared, i.e. the
resist is entirely removed. Small
squares changing color from dark
brown, over yellow to bright
brown indicate the evolution
from insufficient dose which only
exposes partially the resist layer
to sufficient dose which entirely
removes the resist.
Figure B.14: Profilometer
trace, substrate Si, 10s prebake.
The trace runs through the lowest
row of Fig. B.13 and shows the
initial fully cleared big square,
followed by the increasingly deep
partially developed small squares.
B.3 Results
B.3.1 Data gathering
B.3.1.1 Clearance dose
It must be known before starting where the clearance dose roughly will
be, otherwise a parameter space to large has to be exposed to find the
contrast switching. The datasheet specifies: electron beam: Dose 50 -
500µC/cm2 depending on radiation source/equipment & developer used.
By our experience, for 100nm PMMA thickness, the clearing dose is in the
vicinity of 50 to 60µC/cm2.
Figure B.13 shows on the left side five squares, each of 50µm sidelength,
and five rows with each ten smaller squares of 30µm sidelength. The 50µm
squares are exposed to clear, and are used as optical navigational aids
to do the coarse positioning when using the profilometer. It shows that
low doses, way below clearing dose, remove sufficiently of the resist to be
optically distinguishable.
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Figure B.15: Bare Si Figure B.16: Ti on Si
Figure B.17: Au on Si
substrate clearing dose
[µC/cm2]
bare Si 52
Ti on Si 49
Au on Si 42
Figure B.18: Clearing dose
Figure B.14 is a profilometer trace, showing the steady increase in
depth of the exposed 30nm squares. The values are plotted against the
resist thickness.
The resist for the following three references is identical, same postbake.
Figure B.15 is bare Silicon, B.16 is Silicon with a 50nm Titanium coating,
B.17 is Silicon with 50nm Gold coating. The extracted values for the
clearing doses, to be used in later experiments, are reported in table B.18.
Note that in the Au case B.17 the exposure dose was swept in an
interval which resulted in the lowest dose already exposing 50% of the
total resist thickness. That is why only little of the whole curve could be
gathered.
B.3.1.2 Resist sensitivity
The samples used are prebaked a) not a all, b) for 10s, c) for 10min. The
values for a) are missing. Figure B.19 shows no conclusive data. To be
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redone.
Figure B.19: Resist sensitivity Figure B.20: Resist contrast
B.3.1.3 Resist contrast
The samples used are developed in MIBK:IPA dilutions a) 1:1, b) 1:3, and
c) 1:4. Figure B.20 shows that for the least dilution, the development is
very aggressive with a high sensitivity, but also a high contrast, e.g. a high
slope of the curve. For 1:3 the slope is less and the clearing dose as well,
for 1:4 it only can be guessed that the slope is even lower, and the clearing
dose even higher.
B.3.1.4 Point spread distribution
A raith position list takes images of the exposed ”dots”, which were pat-
terned with increasing doses. The diameters are measured manually on
the screen on each image, and transcribed into a spreadsheet. The double
gaussian functions are fitted to the values or this normalized point spread
distribution.
B.3.2 Data fitting
Proximity function, Chang formulation, double gaussian:
f = 1pi(1+η)
(
1
α2 e
− r2
α2 + ηβ2 e
− r2
β2
)
Proximity function, Dix formulation, double gaussian and exponential:
200
B.3 Results Chapter B. Student course
Figure B.21: Si fit
f = 1pi(1+η+ν)
(
1
α2 e
− r2
α2 + ηβ2 e
− r2
β2 + ν2γ2 e
− rγ
)
Origin fits to obtain proximity correction factors for the double gauss fit,
and the double gauss with exponential fit.
sample alpha beta eta gamma nu
α β η γ ν
[µm] [µm] [1] [µm] [1]
bare Si 0.054 0.63 0.6 - -
Ti on Si 0.04 0.6 0.5 - -
Au on Si - fit1 0.09 0.59 0.15 0.128 0.5
Au on Si - fit2 0.075 0.12 4.93 0.175 2.6
The two Au cases were not possible to fit using Origin, without extensively
guessing the right values, there seems to be a convergence problem in the
default algorithm.
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Figure B.22: Ti fit
Figure B.23: Au fit
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Figure B.24: Au fit 2nd
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B.3.3 Proximity corrected design
The clearing dose calculated seemed to be to low in the proximity corrected
experiments, therefore a second batch was exposed with clearing doses
ranging from 50 to 80µC/cm2 in increments of 10µC/cm2.
The layout data is shown in fig. B.25. The clearance dose for Si and
Figure B.25: Layout data corrected for proximity effect. left) Uncorrected
layout data in blue (dark tone, corresponds to bottom of colormap, dose
factor 1). center) Layout data with proximity correction for Si. The dose
in the center of the structures is green (dose factor 1.2), the corner areas
are red (dose factor 1.5). Higher doses compensate for lack of scattering
from neighboring exposures. right) Layout data with proximity correction for
Au. The dose in the center of the structures is blue-ish (dose factor 1.1),
the corner areas are green-yellow (dose factor 1.3). The dose correction is
less important, because the Au layer’s backscattering contribution is much
higher. (Scalebar=2µm, colorbar from blue to red, dose factor 1 to 1.5).
Au have been extracted earlier and are 52 and 42µC/cm2, respectively.
In fig. B.26, the Si substrate sample with dose 40µC/cm2 the uncorrected
structure is not developed, while the one corrected for Si is. The clear-
ance dose for the Si substrate reveals the uncorrected structure only at
seemingly too high dose of 80µC/cm2 (cf. fig. B.38). In fig. B.28, the
Au substrate sample with dose 40µC/cm2 the uncorrected structure is not
developed, but the wide rectangles (0.5µm) in the lower row start to be
distinguishable. The clearance dose for the Au substrate reveals the un-
corrected structure only at the expected dose of 50µC/cm2 (cf. fig. B.29).
The proximity correction parameters seem to be correctly chosen for Au.
It is suspected that the clearance dose determination for Si (cf. fig. B.15
) did not have enough data points to yield a correct value, which falsifies
the result for the proximity corrected results.
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Figure B.26: Si
40µC/cm2
Figure B.27: Ti
40µC/cm2
Figure B.28: Au
40µC/cm2
Figure B.29: Si
50µC/cm2
Figure B.30: Ti
50µC/cm2
Figure B.31: Au
50µC/cm2
Figure B.32: Si
60µC/cm2
Figure B.33: Ti
60µC/cm2
Figure B.34: Au
60µC/cm2
Figure B.35: Si
70µC/cm2
Figure B.36: Ti
70µC/cm2
Figure B.37: Au
70µC/cm2
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Figure B.38: Si
80µC/cm2
Figure B.39: Ti
80µC/cm2
Figure B.40: Au
80µC/cm2
B.4 Conclusion
Clearance doses and scattering parameters were gathered, and used in an
exposure to correct for proximity effect.
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2DEG two dimensional electron gas
AFM atomic force microscope
Al-etch Aluminum etchant (mixture of H3PO4/HNO3/CH3COOH)
BHF buffered hydrofluoric acid
BOX buried oxide layer
calixarene calixarene hexaacetate p-methylcalix[6]arene
CB Coulomb blockade
CDM charged device model
CD compact disc
CGPM Confe´rence Ge´ne´rale des Poids et Mesures
CIPM Comite´ International des Poids et Mesures
CMOS complementary metal-oxide-semiconductor
CMP chemical mechanical polishing
CSEM Swiss Center for Electronics and Microtechnology
CVD chemical vapor desposition
DI deionized water
DNQ diazonaphthoquinone
DRIE deep reactive ion etching
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DUV deep ultraviolet
DVD digital versatile disc
ε0 permettivity of vacuum, ε0 = 8.8542× 10−12A · s · V −1 ·m−1
EBID electron beam induced desposition
ESD electrostatic discharge
ETHZ Swiss Institute of Technology Zurich
FCDM field induced charge device model
H3PO4 phosphoric acid
HBM human body model
HSQ hydrogen silsesquioxane
IPA isopropanol
IR infrared
kB Boltzmann constant, kB = 1.3807× 10−23J ·K−1
KOH potassium hydroxide
LB Landauer-Bu¨ttiker
LAO local anodic oxidation
LP long play
LPCVD low pressure chemical vapor deposition
MAA methyacrylic acid
MBE molecular beam epitaxy
MIBK methyl isobytil ketone
MMA methyl-methacrylate
MOCVD metal organic chemical vapor deposition
MOSFET metal-oxide-semiconductor field-effect transistor
PECVD plasma enhanced chemical vapor deposition
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PGMEA propylene glycol monomethyl ether acetate (C6H12O3)
PMMA poly(methyl-methacrylate)
QPC quantum point contact
RIE reactive ion etching
SEM scanning electron microscope
SET single electron transistor
SI Syste`me International d’Unite´s
SINIS superconductor-insulator-normal conductor-insulator--
superconductor
SISIS superconductor-insulator-superconductor-insulator--
superconductor
SOI silicon on insulator
SPM scanning probe microscope
SQUID superconducting quantum interference device
SSET scanning single electron transistor
STM scanning tunneling microscope
TF tuning fork
TLA three letter acronym
UniNE University of Neuchaˆtel
UV ultraviolet
ZEP poly(methyl-α-chloroacrylate-co-α-methylstyrene)
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Content written with vim 7.0, an improved version of the vi editor dis-
tributed with Unix systems. vi was designed to be a full screen editor that
worked on a terminal connected over a 300 baud modem to a computer.
It was a world that is now extinct. Used because it does one thing well,
moving around in the documents doesn’t require the hands to leave the
home row keys, and the buffer can be passed through any shell command.
Document produced with the MiKTEX 2.6 implementation of the type-
setting system TEX. LATEX is an interface to the fully programmable TEX
system, a set of higher level macros and constructs which facilitate typeset-
ting, providing a document markup language and document preparation
system. LATEX cannot be compared with ”what you see is what you get”
(WYSIWYG) type word processors, such as the currently marketwise pre-
dominant package called Word, because the two don’t do the same job.
During the typing of this document no thoughts have been given to
what what typically drives users of WYSIWYG editors to tears, when
two days before the deadline, an apparently benign property adjustment
induces a cascade of obscure formatting errors, problems with styles, math-
ematical formulae and equation writing, page numbering, figure, equation
and table numbering, figure, equation, table referencing throughout the
text, bibliography referencing, generation of table of contents, list of fig-
ures, list of tables, indexing and index generation, figure floating and cap-
tion insertion and placement, etc. . These structural tasks should be done
by the tool, not by a sleep deprived frantic author. LATEX allows to worry
about content and structure, and to forget about typesetting. My biased
opinion is that LATEX is typographically unequalled by any other tool.
LATEX is not for everybody, but it could be for you.
Due to its distribution under a free-software license, uncountable cus-
tomizations and adaptations have been done, each one to allow authors to
scratch their itch and fix their specific problem or fill their peculiar need,
then shared with the rest of the world. Some of the ancillary packages
243
Colophon
and softwares used were: pdftex for direct pdf output, graphicx for in-
cluding of jpg, png and pdf graphics, amsmath for typesetting equations,
makeidx for index generation, fancyhdr for the page headers, acronym
for acronym management and glossary generation. Helpful for draft ver-
sion with explicit annotations are layouts to move around textbody and
margins, showkeys to intext overlay used references of any type, eso-pic
for watermark insertion. Bibliographical references managed with JabRef
2.2, an open source application running on a Java VM, using BibTEX as
native file format. Many small and simple drawing were coded inline with
TikZ (TikZ ist kein Zeichenprogramm) a syntax layer to PGF (portable
graphics format), which defines a number of TEX commands that draw
graphics. Three dimensional wireframe figures done with Fig4TeX a set of
TEX macros designed to create a figure at compilation time of the TEX doc-
ument, and to write text on it. Images, photos and pictures manipulated
with the gimp 2.2, the GNU image manipulation program, or CorelDraw
X3, or Irfanview.
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